Cypress CY7C1292DV18 manual Write Cycle Descriptions CY7C1294DV18 2

Page 8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1292DV18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C1294DV18

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Write Cycle Descriptions (CY7C1294DV18) [2, 8]

 

 

BWS

0

 

BWS

1

 

BWS

2

 

BWS

3

K

 

K

 

Comments

 

 

L

 

 

L

 

 

L

 

 

L

L-H

-

 

During the Data portion of a Write sequence, all four bytes (D[35:0]) are written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device.

 

 

L

 

 

L

 

 

L

 

 

L

-

L-H

During the Data portion of a Write sequence, all four bytes (D[35:0]) are written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device.

 

 

L

 

 

H

 

 

H

 

 

H

L-H

-

 

During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] will remain unaltered.

 

 

L

 

 

H

 

 

H

 

 

H

-

L-H

During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] will remain unaltered.

 

 

H

 

 

L

 

 

H

 

 

H

L-H

-

 

During the Data portion of a Write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] will remain unaltered.

 

 

H

 

 

L

 

 

H

 

 

H

-

L-H

During the Data portion of a Write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] will remain unaltered.

 

 

H

 

 

H

 

 

L

 

 

H

L-H

-

 

During the Data portion of a Write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] will remain unaltered.

 

 

H

 

 

H

 

 

L

 

 

H

-

L-H

During the Data portion of a Write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] will remain unaltered.

 

 

H

 

 

H

 

 

H

 

 

L

L-H

 

 

 

During the Data portion of a Write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] will remain unaltered.

 

 

H

 

 

H

 

 

H

 

 

L

-

L-H

During the Data portion of a Write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] will remain unaltered.

 

 

H

 

 

H

 

 

H

 

 

H

L-H

-

 

No data is written into the device during this portion of a Write operation.

 

 

H

 

 

H

 

 

H

 

 

H

-

L-H

No data is written into the device during this portion of a Write operation.

 

Document #: 001-00350 Rev. *A

Page 8 of 23

[+] Feedback

Page 7 Page 9
Image 8
Page 7 Page 9
Contents Features ConfigurationsFunctional Description Selection GuideDoff Logic Block Diagram CY7C1292DV18Logic Block Diagram CY7C1294DV18 Q34 Pin Configurations Ball Fbga 13 x 15 x 1.4 mm PinoutTMS TDI Pin Definitions Functional Overview DLL Application Example1 Write Cycle Descriptions CY7C1292DV18 2RPS WPS BWSWrite Cycle Descriptions CY7C1294DV18 2 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram9 EXIT2-IR UPDATE-DR UPDATE-IRTAP Controller Block Diagram Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics Over the Operating Range13 TAP Timing and Test Conditions13Parameter Description Min Max Unit Hold TimesIdentification Register Definitions Scan Register SizesInstruction Codes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower-Up Sequence in QDR-II Sram Power-up WaveformsPower-Up Sequence DLL ConstraintsElectrical Characteristics Over the Operating Range12 Maximum RatingsOperating Range CapacitanceThermal Resistance21 AC Test Loads and WaveformsParameter Description Test Conditions Fbga Unit Test conditions follow standard test 28.51Switching Characteristics Over the Operating Range22 Set-up TimesOutput Times DLL TimingSwitching Waveforms27, 28 Read/Write/Deselect SequenceWrite Read Write NOPOrdering Information Package Diagram PIN 1 CornerECN No Issue Date Orig. Description of Change Document HistoryREV SYT
Top Page Image Contents