Cypress CY7C1410AV18, CY7C1425AV18, CY7C1414AV18 manual Switching Waveforms, Write Read, Write NOP

Page 24

CY7C1410AV18, CY7C1425AV18

CY7C1412AV18, CY7C1414AV18

Switching Waveforms

Figure 5. Read/Write/Deselect Sequence [26, 27, 28]

READ	WRITE	READ	WRITE	READ	WRITE	NOP
1	2	3	4	5	6	7

WRITE NOP

tKH

RPS

WPS

AA0 tSA

tKL

tCYC

tKHKH

tSC	tHC
A2	A3
tSA tHA

D D10	D11		D30
			tSD
Q
			tCLZ
	tKHCH	tKL	tCO

D50

Q00

D51

tSD tHD

Q01 Q20

tDOH tCQDOH

D61

Q21 Q40

tCQD

Q41

tCHZ

CtKH

tKHCH	tKHKH	tCYC
tKHCH

tCCQO

tCQOH

tCCQO

tCQOH

CARE

UNDEFINED

Notes

26.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.

27.Outputs are disabled (High-Z) one clock cycle after a NOP.

28.In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document #: 38-05615 Rev. *E

Page 24 of 29

[+] Feedback

Image 24

Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1410AV18 Logic Block Diagram CY7C1425AV18Doff Logic Block Diagram CY7C1412AV18 Logic Block Diagram CY7C1414AV18Pin Configuration Ball Fbga 15 x 17 x 1.4 mm PinoutCY7C1410AV18 4M x CY7C1425AV18 4M xCY7C1412AV18 2M x WPS BWSCY7C1414AV18 1M x Pin Definitions Pin Name Pin DescriptionPower Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceReferenced with Respect to TDO for JtagFunctional Overview Application Example Programmable ImpedanceEcho Clocks Sram #1Truth Table Write Cycle DescriptionsRPS WPS BWS0 BWS1BWS0 BWS0 BWS1 BWS2 BWS3Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Controller Block Diagram TAP Electrical CharacteristicsTDI TCKTAP AC Switching Characteristics TAP Timing and Test ConditionsIdentification Register Definitions Scan Register SizesInstruction Codes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Sequence in QDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Capacitance Thermal ResistanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitSwitching Characteristics Cypress Consortium Description 250 MHz 200 MHz 167 MHz UnitParameter Min Max DLL TimingSwitching Waveforms Write ReadWrite NOP Ordering Information 167 Package Diagram Ball Fbga 15 x 17 x 1.4 mmDocument History REV ECN no Submission ORIG. Description of Change DateSYT NXRSales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB