Cypress CY7C1411BV18 manual Logic Block Diagram CY7C1413BV18, Logic Block Diagram CY7C1415BV18

Page 3

CY7C1411BV18, CY7C1426BV18

CY7C1413BV18, CY7C1415BV18

Logic Block Diagram (CY7C1413BV18)

18

D[17:0]

19Address

A(18:0) Register

K

K CLK

Gen.

DOFF

VREF					Control

WPS
					Logic

BWS
	[1:0]

Write Add. Decode

Write

Write

Write

Write

19

Address

A(18:0)

Reg

Reg

Reg

Reg

Register

512K x

512K x

512K x

512K x

Decode

18Array

18Array

18Array

18Array

ReadAdd.

Logic

C

Control

RPS

Read Data Reg.

C

CQ

72

36

CQ

18

Reg.

Reg.

18

18

36

18

Q[17:0]

Reg.

18

Logic Block Diagram (CY7C1415BV18)

36

D[35:0]

18Address

A(17:0) Register

K

K CLK

Gen.

DOFF

VREF					Control

WPS
					Logic

BWS
	[3:0]

Write Add. Decode

Write

Write

Write

Write

18

Address

A(17:0)

Reg

Reg

Reg

Reg

Register

256K x

256K x

256K x

256K x

Decode

36Array

36Array

36Array

36Array

ReadAdd.

Logic

C

Control

RPS

Read Data Reg.

C

CQ

144

72

CQ

36

Reg.

Reg.

36

36

72

36

Q[35:0]

Reg.

36

Document Number: 001-07037 Rev. *D

Page 3 of 30

[+] Feedback

Image 3

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1411BV18 Logic Block Diagram CY7C1426BV18Doff Logic Block Diagram CY7C1415BV18 Logic Block Diagram CY7C1413BV18CY7C1426BV18 4M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1411BV18 4M xCY7C1413BV18 2M x WPS BWSCY7C1415BV18 1M x Pin Name Pin Description Pin DefinitionsTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Referenced with Respect toFunctional Overview Echo Clocks Application ExampleDepth Expansion Programmable ImpedanceComments Truth TableWrite Cycle Descriptions OperationBWS0 Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block DiagramTAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit # Bump ID Boundary Scan OrderPower Up Sequence in QDR-II Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings AC Electrical Characteristics Parameter Description Test Conditions Fbga Unit CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitRPS, WPS Switching CharacteristicsHigh LOWDLL Timing Static to DLL ResetRead/Write/Deselect Sequence 29, 30 Switching WaveformsOrdering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal Information