Cypress CY14B101NA, CY14B101LA manual Features, Functional Description, Logic Block Diagram1, 2

Page 1

PRELIMINARY CY14B101LA, CY14B101NA

1 Mbit (128K x 8/64K x 16) nvSRAM

Features

20 ns, 25 ns, and 45 ns Access Times

Internally organized as 128K x 8 (CY14B101LA) or 64K x 16 (CY14B101NA)

Hands off Automatic STORE on power down with only a small Capacitor

STORE to QuantumTrap® nonvolatile elements initiated by Software, device pin, or AutoStore® on power down

RECALL to SRAM initiated by software or power up

Infinite Read, Write, and Recall Cycles

200,000 STORE cycles to QuantumTrap

20 year data retention

Single 3V +20% to -10% operation

Commercial and Industrial Temperatures

48-ball FBGA, 44-pin TSOP - II, 48-pin SSOP, and 32-pin SOIC packages

Pb-free and RoHS compliance

Functional Description

The Cypress CY14B101LA/CY14B101NA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 128K bytes of 8 bits each or 64K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world’s most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

Logic Block Diagram[1, 2, 3]

$

$ $

$ $

$ $

$ $ $

5

2

:

'

(

&

2

'

(

5

4XDWUXP7UDS

;

6725( 5(&$//

67$7,&5$0

$55$<

;

9&&

 

9&$3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

32:(5

 

 

 

 

 

 

 

 

&21752/

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

6725(5(&$//

 

 

+6%

 

&21752/

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

62)7:$5(

 

$$

 

'(7(&7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

'4

 

 

'4

 

 

'4

 

 

'4

,

 

'4

 

1

 

'4

 

3

 

'4

8

 

'4

7

 

%

&2/801,2

'4

8

 

)

 

'4

)

 

'4

(

&2/801'(&

5

'4

 

6

 

'4

 

 

'4

 

 

'4

$ $

$ $ $ $ $

'4

2(

:(

&(

%/(

%+(

Note

 

 

 

 

 

1.

Address A0 - A16 for x8 configuration and Address A0 - A15 for x16 configuration.

 

 

 

 

2.

Data DQ0

- DQ7 for x8 configuration and Data DQ0

- DQ15 for x16 configuration.

 

 

 

 

3.

BHE and

BLE are applicable for x16 configuration only.

 

 

 

 

Cypress Semiconductor Corporation

• 198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Document #: 001-42879 Rev. *B

 

 

Revised January 29, 2009

[+] Feedback

Image 1
Contents Logic Block Diagram1, 2 FeaturesFunctional Description Cypress Semiconductor CorporationTop View PinoutsNot to scale Byte High Enable, Active LOW. Controls DQ15 DQ8 Output Enable, Active LOW. The active LOWByte Low Enable, Active LOW. Controls DQ7 DQ0 Power Supply Inputs to the Device .0V +20%, -10%Sram Read Device OperationSram Write AutoStore OperationMode Selection Hardware Recall Power UpA15 A09 Mode Power Software StorePreventing AutoStore Mode Selection A15 A09Data Protection Noise ConsiderationsMaximum Ratings DC Electrical CharacteristicsOperating Range RangeCapacitance Data Retention and EnduranceThermal Resistance AC Test ConditionsSwitching Waveforms AC Switching CharacteristicsParameters Sram Read Cycle Sram Write CycleSram Read Cycle #2 CE and OE Controlled 3, 15 Sram Write Cycle #2 CE Controlled 3, 18, 19 Parameters Description 20 ns 25 ns 45 ns Unit Min Max AutoStore/Power Up RecallDescription 20 ns 25 ns 45 ns Unit Min Max Software Controlled STORE/RECALL CycleHardware Store Cycle To Output Active Time when write latch not setDescription 20ns 25ns 45ns Unit Min Max Hardware Store Pulse WidthTruth Table for x16 Configuration Truth Table for x8 Configuration Inputs/Outputs Mode PowerInputs/Outputs Mode Power Truth Table For Sram OperationsOrdering Information CY14B101LA-ZS25XC CY14B101LA-ZS25XCTCY14B101LA-BA25XCT CY14B101LA-BA25XCCY14B101LA-ZS45XC CY14B101LA-ZS45XCTCY14B101LA-BA45XCT CY14B101LA-BA45XCCY 14 B 101L A-ZS 20 X C T Part Numbering NomenclatureZS Tsop NvsramPin Tsop II Package DiagramsBall Fbga 6 mm x 10 mm x 1.2 mm Pin Ssop Pin Soic UNC/PYRS Document HistoryGVCH/AESA GVCH/PYRSUSB Sales, Solutions, and Legal Information