ELAN Home Systems EM78P458AM, EM78P459AK, EM78P459AM, EM78P458AP Function of Reset and Wake-up

Page 26

 

 

 

 

EM78P458/459

 

 

 

 

OTP ROM

 

 

 

 

 

 

 

Table 4 Usage of Port 6 Input Changed Wake-up/Interrupt Function

 

 

 

 

 

 

 

 

Usage of Port 6 Input Status Changed Wake-up/Interrupt

 

 

 

 

 

 

 

 

(I) Wake-up from Port 6 Input Status Change

(II) Port 6 Input Status Change Interrupt

 

 

(a) Before SLEEP

1.

Read I/O Port 6 (MOV R6,R6)

 

 

1.

Disable WDT

2.

Execute "ENI"

 

 

2.

Read I/O Port 6 (MOV R6,R6)

3.

Enable interrupt (Set IOCF0.1)

 

 

3.

Execute "ENI" or "DISI"

4.

IF Port 6 changed (interrupt)

 

 

4.

Enable interrupt (Set IOCF0.1)

 

Interrupt vector (008H)

 

 

5.

Execute "SLEP" instruction

 

 

 

 

 

(b) After wake-up

 

 

 

 

 

1.

IF "ENI" Interrupt vector (008H)

 

 

 

 

 

2.

IF "DISI" Next instruction

 

 

 

 

4.5 RESET and Wake-up

1. The function of RESET and Wake-up

A RESET is initiated by one of the following events-

(1)Power-on reset

(2)/RESET pin input "low", or

(3)WDT time-out (if enabled).

The device is kept in a RESET condition for a period of approximately 18ms (one oscillator start-up timer period) after the reset is detected. Once the RESET occurs, the following functions are performed.

The oscillator is running, or will be started.

The Program Counter (R2) is set to all "0".

All I/O port pins are configured as input mode (high-impedance state).

The Watchdog Timer and prescaler are cleared.

When power is switched on, the upper 3 bits of R3 are cleared.

The bits of the CONT register are set to all "1" except for the Bit 6 (INT flag).

The bits of the IOCB0 register are set to all "1".

The IOCC0 register is cleared.

The bits of the IOCD0 register are set to all "1".

Bit 7 of the IOCE0 register is set to "1", and Bit 6 is cleared.

Bits 0~6 of RF register and bits 0~6 of IOCF0 register are cleared.

Executing the “SLEP” instruction will assert the sleep (power down) mode. While entering sleep mode, the WDT (if enabled) is cleared but keeps on running. The controller can be awakened by-

This specification is subject to change without prior notice.

26

07.01.2003 (V1.3)

Image 26
Contents EM78P458/459 BIT MICRO-CONTROLLEREM78P458/459 Application NoteGeneral Description Features EM78P458/459 PIN Assignment EM78P459 Pin Description R0 Indirect Addressing Register Function DescriptionOperational Registers R1 Time Clock /CounterProgram Counter Organization R5 ~ R6 Port 5 ~ Port R3 Status RegisterR4 RAM Select Register R7 ~ R8Data Memory Configuration 10. RB R9 Adcon Analog to Digital ControlRA Addata the converted value of ADC 11. RCRF Interrupt Status Register Special Purpose Registers13. RE 15. R10 ~ R3FInte INT PAB PSR2 PSR1 PSR0 Control RegisterIOC50 ~ IOC60 I/O Port Control Register Bit 0 PSR0 ~ Bit 2 PSR2 TCC/WDT prescaler bitsVrefs COE IMS2 IMS1 IMS0 CKR1 CKR0 IOC90 Gcon I/O Configuration & Control of ADCOP2E OP1E Bit4Bit2 IMS2IMS0 Description of AD Configuration Control BitsIOCB0 Pull-down Control Register IMS2IMS0IOCC0 Open-Drain Control Register IOCD0 Pull-high Control RegisterWdte EIS IOCE0 WDT Control RegisterIOCF0 Interrupt Mask Register Cmpie PWM2IE PWM1IE Adie Exie Icie TcieIOC51 Pwmcon PWM2E PWM1E T2EN T1ENBit 5Bit 3 VOF12VOF10 Offset voltage bits IOC81 PRD1 Period of PWM1CALI1 SIGN1 CALI2 SIGN2IOCB1 PRD2 Period of PWM2 Bit 5Bit 3 VOF22VOF20 Offset voltage bitsTCC/WDT & Prescaler Block Diagram of TCC and WDT I/O PortsCcircuit of I/O Port and I/O Control Register for Port Circuit of I/O Port and I/O Control Register for P60~P67 Usage of Port 6 Input Changed Wake-up/Interrupt Function Reset and Wake-upFunction of Reset and Wake-up Contw CLR R1 Status of T, and P of Status Register Values of RST, T, and P after Reset Status of RST, T and P being Affected by EventsInterrupt Analog-To-Digital Converter ADC Interrupt Input CircuitADC Control Register ADCON/R9, AD-CMP-CON/IOCA0, GCON/IOC90 BIT Symbol Iocs Adrun Adpd ADIS2 ADIS1 ADIS0BIT Symbol Vrefs COE IMS2 IMS1 IMS0 CKR1 CKR0 ADCON/R9GCON/IOC90 ADC Data Register ADDATA/RACKR1 and CKR0 Bit 1 and Bit 0 The conversion time select Shows the Gains and the Operating Range of ADCD Conversion Time D Operation During Sleep ModeD Sampling Time Programming Steps/ConsiderationsDemonstration Programs CINT== 0XFIocs Adrun Adpd ADIS2 ADIS1 ADIS0 Dual Sets of PWM Pulse Width Modulation OverviewIncrement Timer Counter Tmrx TMR1H/TWR1L or TMR2H/TWR2L Functional Block Diagram of the Dual PWMsComparator PWM Programming Procedures/StepsPWM Period Prdx PRD1 or PRD2 Period = Prdx + 1 * 4 * 1/Fosc * Tmrx prescale valueTMR1X and TMR2X TMR1H/TWR1L and TMR2H/TMR2L TimerFunction description Prdx PRD1 and PRD2 PWM period registerComparator Timer programming procedures/stepsExternal Reference Signal Programming the Related RegistersInterrupt Using as An Operation AmplifierWake-up from Sleep Mode Initialized Values after Reset Summary of the Initialized Values for RegistersCALI1 SIGN1 Oscillator Oscillator ModesEM78P458 Crystal Oscillator/Ceramic Resonators XtalSummary of Maximum Operating Speeds EM78P459EM78P458 EM78P459 HXTLXT VddExternal RC Oscillator Mode RC Oscillator Mode with Internal Capacitor EM78P458 EM78P459 Vcc RextResidue-Voltage Protection Power-on ConsiderationsExternal Power on Reset Circuit EM78P458 EM78P459 RinCode Option Register Word Enwdt Clks PTB HLF RCT HLPBit 5 ~ Bit 0 ID5~ID0 Customer’s ID Bit 11 ~ Bit 9 VOF22~VOF20 Offset voltage bitsInstruction Set List of the instruction set of EM78P458/459ADD A,R AC Test Input/Output Waveform Timing DiagramsReset Timing CLK=0 TCC Input Timing CLKS=0Absolute Maximum Ratings Electrical Characteristics Crystal type, two clocksComparatorOP CharacteristicVdd = 5.0V,Vss=0V,Ta=0 to AC Electrical CharacteristicTa=0C ~ 70 C, VDD=5V±5%, VSS=0VIVR OTP MCU AppendixPackage Types DIP