ELAN Home Systems EM78P459AK, EM78P459AM, EM78P458AM, EM78P458AP manual Interrupt

Page 30

EM78P458/459

OTP ROM

4.6 Interrupt

The EM78P458/459 has six interrupts as listed below:

(1)TCC overflow interrupt

(2)Port 6 Input Status Change Interrupt

(3)External interrupt [(P50, /INT) pin].

(4)Analog to Digital conversion completed.

(5)When TMR1/TMR2 matches with PRD1/PRD2 respectively in PWM.

(6)When the comparators output change.

Before the Port 6 Input Status Change Interrupt is enabled, reading Port 6 (e.g. "MOV R6,R6") is necessary. Each Port 6 pin will have this feature if its status changes. Any pin configured as output or P50 pin configured as /INT, is excluded from this function. Port 6 Input Status Change Interrupt will wake up the EM78P458/459 from the sleep mode if it is enabled prior to going into the sleep mode by executing SLEP. When the controller is wake-up, it will continue to execute the succeeding program if the global interrupt is disabled, or branches out to the interrupt vector 008H if the global interrupt is enabled.

RF, the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF0 is an interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the interrupts (when enabled) occurs, the next instruction will be fetched from address 008H. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in RF. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine to avoid recursive interrupts.

The flag (except ICIF bit) in the Interrupt Status Register (RF) is set regardless of the status of its mask bit or the execution of ENI. Note that the outcome of RF will be the logic AND of RF and IOCF0 (refer to Fig. 11). The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI).

When an interrupt is generated by the INT instruction (when enabled), the next instruction will be fetched from address 001H.

This specification is subject to change without prior notice.

30

07.01.2003 (V1.3)

Image 30

Contents EM78P458/459 BIT MICRO-CONTROLLEREM78P458/459 Application NoteGeneral Description Features EM78P458/459 PIN Assignment EM78P459 Pin Description R0 Indirect Addressing Register Function DescriptionOperational Registers R1 Time Clock /CounterProgram Counter Organization R5 ~ R6 Port 5 ~ Port R3 Status RegisterR4 RAM Select Register R7 ~ R8Data Memory Configuration 10. RB R9 Adcon Analog to Digital ControlRA Addata the converted value of ADC 11. RCRF Interrupt Status Register Special Purpose Registers13. RE 15. R10 ~ R3FInte INT PAB PSR2 PSR1 PSR0 Control RegisterIOC50 ~ IOC60 I/O Port Control Register Bit 0 PSR0 ~ Bit 2 PSR2 TCC/WDT prescaler bitsIOC90 Gcon I/O Configuration & Control of ADC OP2E OP1EVrefs COE IMS2 IMS1 IMS0 CKR1 CKR0 Bit4Bit2 IMS2IMS0 Description of AD Configuration Control BitsIOCB0 Pull-down Control Register IMS2IMS0IOCC0 Open-Drain Control Register IOCD0 Pull-high Control RegisterWdte EIS IOCE0 WDT Control RegisterIOCF0 Interrupt Mask Register Cmpie PWM2IE PWM1IE Adie Exie Icie TcieIOC51 Pwmcon PWM2E PWM1E T2EN T1ENBit 5Bit 3 VOF12VOF10 Offset voltage bits IOC81 PRD1 Period of PWM1CALI1 SIGN1 CALI2 SIGN2IOCB1 PRD2 Period of PWM2 Bit 5Bit 3 VOF22VOF20 Offset voltage bitsTCC/WDT & Prescaler Block Diagram of TCC and WDT I/O PortsCcircuit of I/O Port and I/O Control Register for Port Circuit of I/O Port and I/O Control Register for P60~P67 Reset and Wake-up Function of Reset and Wake-upUsage of Port 6 Input Changed Wake-up/Interrupt Function Contw CLR R1 Status of T, and P of Status Register Values of RST, T, and P after Reset Status of RST, T and P being Affected by EventsInterrupt Analog-To-Digital Converter ADC Interrupt Input CircuitADC Control Register ADCON/R9, AD-CMP-CON/IOCA0, GCON/IOC90 BIT Symbol Iocs Adrun Adpd ADIS2 ADIS1 ADIS0BIT Symbol Vrefs COE IMS2 IMS1 IMS0 CKR1 CKR0 ADCON/R9GCON/IOC90 ADC Data Register ADDATA/RACKR1 and CKR0 Bit 1 and Bit 0 The conversion time select Shows the Gains and the Operating Range of ADCD Conversion Time D Operation During Sleep ModeD Sampling Time Programming Steps/ConsiderationsDemonstration Programs CINT== 0XFIocs Adrun Adpd ADIS2 ADIS1 ADIS0 Dual Sets of PWM Pulse Width Modulation OverviewIncrement Timer Counter Tmrx TMR1H/TWR1L or TMR2H/TWR2L Functional Block Diagram of the Dual PWMsComparator PWM Programming Procedures/StepsPWM Period Prdx PRD1 or PRD2 Period = Prdx + 1 * 4 * 1/Fosc * Tmrx prescale valueTMR1X and TMR2X TMR1H/TWR1L and TMR2H/TMR2L TimerFunction description Prdx PRD1 and PRD2 PWM period registerComparator Timer programming procedures/stepsExternal Reference Signal Programming the Related RegistersUsing as An Operation Amplifier Wake-up from Sleep ModeInterrupt Initialized Values after Reset Summary of the Initialized Values for RegistersCALI1 SIGN1 Oscillator Oscillator ModesEM78P458 Crystal Oscillator/Ceramic Resonators XtalSummary of Maximum Operating Speeds EM78P459EM78P458 EM78P459 HXTLXT VddExternal RC Oscillator Mode RC Oscillator Mode with Internal Capacitor EM78P458 EM78P459 Vcc RextResidue-Voltage Protection Power-on ConsiderationsExternal Power on Reset Circuit EM78P458 EM78P459 RinCode Option Register Word Enwdt Clks PTB HLF RCT HLPBit 5 ~ Bit 0 ID5~ID0 Customer’s ID Bit 11 ~ Bit 9 VOF22~VOF20 Offset voltage bitsInstruction Set List of the instruction set of EM78P458/459ADD A,R AC Test Input/Output Waveform Timing DiagramsReset Timing CLK=0 TCC Input Timing CLKS=0Absolute Maximum Ratings Electrical Characteristics Crystal type, two clocksComparatorOP CharacteristicVdd = 5.0V,Vss=0V,Ta=0 to AC Electrical CharacteristicTa=0C ~ 70 C, VDD=5V±5%, VSS=0VIVR OTP MCU AppendixPackage Types DIP