Nortel Networks MSC8101 ADS Dummy Bidir, Variable, Hosten, Srff, Hrdshift, Datahold, EE0HOLD

Page 106

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

D[0..7]

: BIDIR;

--

Bidirectional 8-bit wide Data Bus

DUMMY

: BIDIR;

--

Blank - Schematic’s bug workaround

)

 

 

 

VARIABLE

 

 

 

Bcsr0[0..SIZE0],

 

 

 

Bcsr1[0..SIZE1],

 

 

 

Bcsr4[2..SIZE4],

-- BCSR4

is utilized for MODCK reconfig - Service Register 1

Bcsr5[0..SIZE5],

-- BCSR5

is utilized to program synthesizer - Service Register 2

Bcsr6[0..SIZE6],

-- BCSR6

is utilized to program synthesizer - Service Register 3

WE0Spare,

--

*** Option ***

HOST_EN,

 

 

 

SyncHardReset,

DSyncHardReset,-- Double D-ff to double synchronize the HRESET input.

FlashOE,

-- optional Flash OE (BPOEb)

SyncTEA

-- optional cell for TEA~ line

 

: DFF;

Data_Buff[0..SIZE0]

 

: TRI;

DivEn,

-- Starter for divider to produce PONRESET pulse from clock

-- WDEn,

-- Starter for divider to produce WD

StartStopWD

-- Control WD

 

: SRFF;

HRESET_FEdge

: lpm_counter WITH (LPM_WIDTH = 2, LPM_DIRECTION = “UP”);

SoftRstMachin,

 

AbortRstMachin,

 

HardRstMachin

: Reset_Ensure; --State Machines for Push Buttons

HRD_SHIFT

: lpm_shiftreg WITH (LPM_WIDTH = SHIFT_LENGTH);

DATA_HOLD

: lpm_counter WITH (LPM_WIDTH = 2, LPM_DIRECTION = “UP”);

%The Reset Ensure Code disables the debouncing of all 3 reset push buttons in case of 3 msec bouncing time (Equal count is 2^19)%

ResetEnsure

: lpm_counter WITH (LPM_WIDTH = 19, LPM_DIRECTION = “UP”);

PRST_Ensure

: lpm_counter WITH (LPM_WIDTH

= 5, LPM_DIRECTION = “UP”);

% Provide Altera safe Power-on-Reset to initiate BCSR4

register %

EE0_HOLD

: lpm_counter WITH (LPM_WIDTH = 12, LPM_DIRECTION = “UP”);

%Hold EE0 in high up to X clocks after HRESET becomes disasserted to enter the chip into the debug mode%

EE45_HOLD

: lpm_counter WITH

(LPM_WIDTH = 10, LPM_DIRECTION = “UP”);

% Hold EE4,EE5 setting up to X clocks after SRESET becomes disasserted for correct boot %

POR_IMPULSE1,

--

First 4 bit Stage

POR_IMPULSE2,

-- Second 4 bit Stage

WD_TIMER1,

--

WD first

4

bit stage

WD_TIMER2,

-- WD

second 4

bit stage

WD_TIMER3,

--

WD third

4

bit stage

WD_TIMER4,

--

WD forth

4

bit stage

WD_TIMER5,

--

WD fifth

4

bit stage

WD_TIMER6,

--

WD sixth

4

bit stage

WD_TIMER7,

-- WD seventh 4 bit stage

WD_TIMER8

-- WD eighth 4 bit stage

 

: freqdiv; -- Dividers to provide PONRESET pulse from Clock Osc

SM73288X,

-- Flash Devices available

SM73248X,

 

SM73228X,

 

FLASH_BANK1,

 

FLASH_BANK2,

 

FLASH_BANK3,

 

FLASH_BANK4,

 

FIRST_CFG_BYTE_READ,

MOTOROLA MSC8101ADS RevB User’s ManualC-105

For More Information On This Product,

Go to: www.freescale.com

Page 105 Page 107
Image 106
Page 105 Page 107
Contents MSC8101 ADS MSC8101ADS RevB User’s Manual Contents ATM on LD14 BOM Freescale Semiconductor, Inc List of Figures Viii List of Tables Freescale Semiconductor, Inc Abbreviations’ List IntroductionRelated Documentation MSC8101ADS Specifications SpecificationCharacteristics Specifications ADS Features Freescale Semiconductor, Inc Semiconductor, Inc Hardware Preparation MSC8101ADS Top Side Part Location diagram Setting MODCK13 For Initial PLLs’ Multiplication Factor SW9 Setting The Core Supply Voltage LevelSetting HReset Configuration Source OnCE Connection Scheme Host I/F OperationStand Alone Operation Host System Debug Scheme B34 +5V Power Supply Connection JTAG/OnCE Connector P6Host I/F Connector P4 P6 JTAG/OnCE Port ConnectorP4 Host I/F Connector Terminal to MSC8101ADS RS-232 ConnectionFlash Memory Simm Installation 38 10/100-Base-T Ethernet Port ConnectionFlash Memory Simm Insertion Host I/F Setting SW1 Emulator Enable EE SW2Soft Reset Sreset Switch SW4 Abort Switch SW3Data Bus Width Setting SW5 & SW6 Power-On Reset Switch Preset SW8 Hard Reset Hreset Switch SW7Configuration Switch SW9 Modck Available Clock Mode SettingBoot Mode Select SW10 CPMJumpers Software Options Switch SW11431 JP1 DLL Disable 432 JP2 Clock Buffer Set437 JP9 5V power supply for Codec 433 JP3 50 Ohm Enable436 JP6,JP7 MIC Enable 434 JP4 VPP Source SelectorLEDs ATM RX Indicator LD6 Ethernet Link Indicator LD4Fast Ethernet Clsn Indicator LD5 ATM TX Indicator LD7MSC8101’s Registers’ Programming System Initialization SIU Registers’ ProgrammingMemory Controller Registers Programming Memory Controller Initialization for 10050a MHz Memory Controller Initialization for 10050a MHz Mbmr Power On Reset Configuration Reset & Reset ConfigurationPower- On Reset Manual Hard ResetSummary Reset Configuration Schemes Hard Reset Configuration WordManual Soft Reset IRQ2Local Interrupter Clock GeneratorBus Buffering Chip Select GeneratorSynchronous Dram Bank MSC8101ADS Chip Select Assignments Bus Timing MachineSdram Programming MHz Sdram Mode Register ProgrammingSdram Flash Memory Simm Cycle Type \ Flash Delay nsecSdram Refresh Flash Simm Connection Scheme Flash Programming VoltageCommunication Ports Ports Function Enable MSC8101 I/O Ports/Name581 ATM Port 582 100/10 Base T PortAudio Codec CS4221 Programming5831 CS4221 Programming 584 T1/E1 Ports CS4221 Programming585 RS232 Ports Host I/F DMA off-board tool Host I/F Interconnect signalsBoard Control & Status Register Bcsr BIT Mnemonic BCSR0 DescriptionBCSR0 Board Control / Status Register PON ATT DEF Hostcsp10. BCSR1 Description BCSR0 DescriptionBCSR1 Board Control / Status Register Fethien 10. BCSR1 DescriptionPON ATT DEF Atmrst Fethrst12. BCSR2 Description 11. Peripheral’s Availability DecodingBCSR2 Board Control / Status Register 14. Flash Presence Detect 41 Encoding 12. BCSR2 Description13. Flash Presence Detect 75 Encoding BCSR3 Board Status Register15. BCSR3 Description 18. ADS Revision Encoding 16. EXTOOLI03 Assignment17. External Tool Revision Encoding EngineeringPPC Bus Memory Map MSC8101ADS Memory Map FF000000 Ffffffff MSC8101ADS Memory MapFE000000 Ffffffff FF800000 FfffffffPower rails ADS Power Scheme712 3V Bus Off-Board Application Maximum Current Consumption711 5V Bus 713 5V BusAppendix a MSC8101 Bill of Material A1 BOM Table A-1. MSC8101ADS Bill Of MaterialFreescale Inc Inc Dale Freescale Semiconductor Freescale Semiconductor, Inc Appendix B Support Information Interconnect Signals B11Table B1-2. P1 System Expansion Interconnect Signals TSTAT1 GNDTSTAT0 TSTAT2 TSTAT3 TSTAT4 TSTAT5Clkx Damage to the PM5350 ATM UNIEXPD2 EXPD0EXPD1 EXPD3EXPCTL0 B12 MSC8101ADS’s P2 CPM Expansion Connector Table B1-3. P2 CPM Expansion Interconnect SignalsSCC1RXD PD30 Hwrds SPICLKPD18SPIMOSIPD17 PD7Atmrfclk Atmtsoc PA29Atmrsoc PA27 Atmrca PA26ATMRXD5 PA15 ATMRXD7 PA17ATMRXD6 PA16 ATMRXD4 PA14Fethcol PB27 Fethtxen PB29Fethrxer PB28 Fethcrs PB26HD2 HD0HD1 HD3Atmfclk PC26 Fethmdc PC13PC6 Fethmdio PC12PC7 SMCTX1PC5B14 P4 Host Interface Connector Table B1-4. P3 ISP Connector Interconnect SignalsB13 Hack HD1 HD2 HD3 HD4 HD5 HD6 HD7 HD8 HD9HA1 HA2 HA3 HCS1 HreqB16 Table B1-6. P6 JTAG/ONCE Connector Interconnect SignalsB15 P5, P7, P8, P9, P10, P13, P14 Logic Analyzer Connectors HDSB18 P15,P16 SMB Connectors Table B1-7. P12 Ethernet Port Interconnect SignalsB17 P12 Ethernet Port Connector B19 P17,P18 Double RJ45 T1/E1 Line ConnectorsB110 P19,P21,P24 Stereo Phone Jack Connectors B111 P20,P22,P23,P25 RCA Jack ConnectorsB112 P26 5V Power Supply Connectors Table B1-10. P27A Interconnect SignalsTable B1-11. P27B Interconnect Signals B113 P27A,B RS232 Ports’ ConnectorsFreescale Semiconductor, Inc Appendix C Program Information Freescale Semiconductor, Inc Logic Equations C11 First Include FileC12 Second Include file C13 Main File Constant SIZE1 Constant SHIFTLENGTH= Length of HRD/HRW Delay Shifter SIZE0 Constant EE45HOLDVALUE ConstantSRESET~ Constant TCPCDEFAULT0 Constant TCPCDEFAULT1HDIMDEN~ Host SW Enable RSTCNF~ Output HRESET~ BidirHDIEN~ SBOOTENOUT~SPARE1 Output HRRQEN~WDTIMER3 WDTIMER1WDTIMER2 WDTIMER4BCSR1 SBOOTEN~ EepromenableResets Cleartowdctrl Scndcfgbyteread Thirdcfgbyteread FourthcfgbytereadBCSR1PONDEF0..SIZE1 BCSR3IRQ0 BCSR3PONDEF0..SIZE3END Defaults Begin DefaultsBCSR0 BCSR0PONCONST0..5 Else EEDPONDEFAULT,RSV37PONDEFAULTEND if END Generate PSDVAL~ = Opndrnvcc EE PinsRegularpoweronreset = RPORI~ == Regularponresetactive END ifElse Hdiwr = If Hdds thenIf !HDSP then Hdiwr = END if ElseElsif MPCWRITEBCSR5 then Elsif MPCWRITEBCSR1 thenElsif MPCWRITEBCSR4 then Elsif MPCWRITEBCSR6 thenIf MPCREADBCSR0 then SIGNALLAMP1~ Elsif MPCREADBCSR1 thenElsif MPCREADBCSR3 then Elsif Firstcfgbyteread then HRESET~ =SRESET~ = Elsif Scndcfgbyteread thenElse SIGLAMP1OUT~ Then SIGLAMP0OUT~ = GND ElseThen SIGLAMP1OUT~ END if If !T1234EN~ & FETHIEN~ then116 Watchdog for Auto Reconfiguration END if Drive Poreset Impulse Reconfig Using BCSR4MODCK1-3 Driven 118
Top Page Image Contents