![](/images/new-backgrounds/1121945/12194551x1.webp)
6.4 Computer Interface Port
The computer interface port is diagrammed below for your reference. Those with technical abilities wishing to use this port in a special application should be aware of the following limitations and capabilities of the interface.
νOutputs at pins 3, 5 and 6 are actually open collector outputs which must be pulled up to a common referenced supply no greater than +40 Vdc. The transistors are capable of a maximum
νThe output at Pin 2 will generate a LO to HI
νThe UPS will shut down when a HI
νAn unregulated +24 Vdc appears at Pin 8 of the interface port whenever the UPS is powered. The supply is limited to 40 mAdc maximum.