Atmel STK594 manual Bitstream Generation

Page 27

Using System Designer

4.9Bitstream Generation

The Bitstream Generator takes the outputs from both the FPGA and AVR compilers, and generates a single programming file for use in configuring the AT94K device.

1.Press Bitstream Generation to open the bitstream utility. The FPSLIC Control Register Settings dialog opens, see Figure 4-16.

Figure 4-16.FPSLIC Control Register Settings Dialog

2.Check the Include FPGA Bitstream box and select COUNTER.BST by pressing Browse.

3.Check the Include AVR Hex File box and select STK594.HEX by pressing Browse.

4.Select the Control Register Settings tab and use the default settings, see Figure 4-17.

FPSLIC STK594 User Guide

4-11

2819A–FPSLI–07/02

Image 27
Contents STK594 User Guide Page Table of Contents Technical Specifications STK594 Top Module for STK500 Section IntroductionFeatures Preparing the STK500 for Use with the STK594 Section Using the STK594 Top ModuleAdjusting Vtarget for the AT94K Devices Connecting the STK594 to the STK500 Starter KitPort E Port ConnectorsJtag Tosc Switch Universal Asynchronous Receiver Transmitter UartSecond RS-232C Port Two-Wire Serial Interface Twsi ExternalInterrupts Xtal Switch Split Power Supply SupportSection Installing System Designer SystemRequirements System Designer Installation Configuration Programming System CPS InstallationLicensing Configuring the System Designer License Installing System Designer Description Section Using System DesignerCreating a Project Design FlowUsing System Designer Using System Designer Using System Designer Using System Designer Assembling the Microcontroller Source Code Fpga SourceFile Interface AVR-FPGAFpga I/O FPGA-AVR I/O RoutePlace and Route Design ConstraintsBitstream Generation Programming and Design Execution Hardware SetupUsing System Designer Select Low under A2 Bit Level Running the DesignConnections Section Technical SpecificationsSystem Unit Operating ConditionsTechnical Specifications Section Complete Schematics Complete Schematics CON52 GND AUXI0 AUXO0 AUXI1 Cclk VCC VDD Vout Schematics Complete Schematics Atmel Headquarters