Atmel STK594 manual Using System Designer

Page 29

Using System Designer

Figure 4-18.In-System Programming

3.Place the Programming switch in the PROG position.

4.Using a 10-wire ribbon cable from the STK500, connect PORTD to the LEDS.

5.Using a 2-wire cable from the STK500, connect SW0 and SW1 to FPSLIC pins 177 and 178, respectively.

6.Connect the Power Supply from an AC outlet to the power connector on the STK500 development board.

7.Turn on the STK500.

Note: Prior to providing power to the STK500 development board it is necessary to adjust the VTARGET supplied by the STK500 to the STK594, for more informa- tion on this adjustment please refer to Section 2.1.1.

4.10.2Software Setup The CPS utility allows for the programming, reading, and verification of data. CPS sup- ports Atmel’s AT17F, ATFS and AT17LV series of configuration memories.

1. Press the CPS button, see Figure 4-19.

FPSLIC STK594 User Guide

4-13

2819A–FPSLI–07/02

Image 29
Contents STK594 User Guide Page Table of Contents Technical Specifications STK594 Top Module for STK500 Section IntroductionFeatures Adjusting Vtarget for the AT94K Devices Section Using the STK594 Top ModuleConnecting the STK594 to the STK500 Starter Kit Preparing the STK500 for Use with the STK594Port E Port ConnectorsJtag Second RS-232C Port Tosc SwitchUniversal Asynchronous Receiver Transmitter Uart Interrupts Two-Wire Serial Interface TwsiExternal Xtal Switch Split Power Supply SupportRequirements Section Installing System DesignerSystem Licensing System Designer InstallationConfiguration Programming System CPS Installation Configuring the System Designer License Installing System Designer Description Section Using System DesignerCreating a Project Design FlowUsing System Designer Using System Designer Using System Designer Using System Designer File Assembling the Microcontroller Source CodeFpga Source Interface AVR-FPGAFpga I/O FPGA-AVR I/O RoutePlace and Route Design ConstraintsBitstream Generation Programming and Design Execution Hardware SetupUsing System Designer Select Low under A2 Bit Level Running the DesignSystem Unit Section Technical SpecificationsOperating Conditions ConnectionsTechnical Specifications Section Complete Schematics Complete Schematics CON52 GND AUXI0 AUXO0 AUXI1 Cclk VCC VDD Vout Schematics Complete Schematics Atmel Headquarters