Atmel STK594 manual Atmel Headquarters

Page 41

Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway

San Jose, CA 95131

TEL 1(408) 441-0311

FAX 1(408) 487-2600

Europe

Atmel Sarl

Route des Arsenaux 41 Case Postale 80

CH-1705 Fribourg Switzerland

TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219

Chinachem Golden Plaza

77 Mody Road Tsimhatsui

East Kowloon

Hong Kong

TEL (852) 2721-9778

FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.

1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033

Japan

TEL (81) 3-3523-3551

FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway

San Jose, CA 95131

TEL 1(408) 441-0311

FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway

San Jose, CA 95131

TEL 1(408) 441-0311

FAX 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18

FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle

13106 Rousset Cedex, France

TEL (33) 4-42-53-60-00

FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.

Colorado Springs, CO 80906

TEL 1(719) 576-3300

FAX 1(719) 540-1759

Scottish Enterprise Technology Park

Maxwell Building

East Kilbride G75 0QR, Scotland

TEL (44) 1355-803-000

FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2

Postfach 3535

74025 Heilbronn, Germany

TEL (49) 71-31-67-0

FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.

Colorado Springs, CO 80906

TEL 1(719) 576-3300

FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00

FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline

e-mail

(408) 436-4119

literature@atmel.com

Atmel Programmable SLI e-mail

Web Site

fpslic@atmel.com

http://www.atmel.com

 

FAQ

 

Available on web site

 

© Atmel Corporation 2002.

Atmel Cor poration makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life suppor t devices or systems.

ATMEL®, AVR®, AVR Studio® and Cache Logic® are the registered trademarks of Atmel; FPSLICand Sys- tem Designerare the trademarks of Atmel. Mentor Graphics®, ModelSim® and Leoanrdo® are the regis- tered trademarks of Mentor Graphics Corporation; LeoanrdoSpectrumis the trademark of Mentor Graphics Corporation; Verilog® is the registered trademark of Gateway Design Automation Corporation; VHDL® is the registered trademark of Cadence Design Systems Inc. Microsoft® and Microsoft NT® are the registered trademarks of Microsoft Corporation.

Other terms and product names may be the trademarks of others.

Printed on recycled paper.

2819A–FPSLI–07/02 /xM

Image 41
Contents STK594 User Guide Page Table of Contents Technical Specifications STK594 Top Module for STK500 Section IntroductionFeatures Adjusting Vtarget for the AT94K Devices Section Using the STK594 Top ModuleConnecting the STK594 to the STK500 Starter Kit Preparing the STK500 for Use with the STK594Port E Port ConnectorsJtag Second RS-232C Port Tosc SwitchUniversal Asynchronous Receiver Transmitter Uart Interrupts Two-Wire Serial Interface TwsiExternal Xtal Switch Split Power Supply SupportRequirements Section Installing System DesignerSystem Licensing System Designer InstallationConfiguration Programming System CPS Installation Configuring the System Designer License Installing System Designer Description Section Using System DesignerCreating a Project Design FlowUsing System Designer Using System Designer Using System Designer Using System Designer File Assembling the Microcontroller Source CodeFpga Source Interface AVR-FPGAFpga I/O FPGA-AVR I/O RoutePlace and Route Design ConstraintsBitstream Generation Programming and Design Execution Hardware SetupUsing System Designer Select Low under A2 Bit Level Running the DesignSystem Unit Section Technical SpecificationsOperating Conditions ConnectionsTechnical Specifications Section Complete Schematics Complete Schematics CON52 GND AUXI0 AUXO0 AUXI1 Cclk VCC VDD Vout Schematics Complete Schematics Atmel Headquarters