Xilinx XAPP169 manual Irda Controller Block Diagram

Page 22

MP3 NG: A Next Generation Consumer Platform

Table 4: FLASH Controller Interface Signal Summary

R

Signal

Type

Description

 

 

 

FL_CE_N[3:0]

Output

Device chip enables, active Low.

 

 

 

FL_ALE

Output

Address latch enable.

 

 

 

FL_WE_N

Output

Write enable, write data is latched on the rising edge.

 

 

 

FL_RE_N

Output

Read enable, when Low enables device data output buffers.

 

 

 

FL_SE_N

Output

Enable spare area when Low.

 

 

 

FL_WP_N

Output

Write protect, active Low.

 

 

 

FL_R/B_N

Input

Open drain output from devices, pulled Low when a program,

 

 

erase, or read operation is in progress.

 

 

 

Software support required for this block consists of the FLASH BIOS which implements low level primitives for programming, erasing, and checking validity of memory blocks.

IRDA Controller

The IRDA controller is essentially a specialized, fixed function UART. The separate, 2-word, transmit and receive FIFOs reduce the interrupt overhead associated with data transmission. At the maximum data rate that the IR transceiver can support (115 kb/s) the CPU will get an interrupt every 557 ms. (See Figure 21.)

.

Tx State

Machine

 

 

 

FIFO

D_IN[31:0]

32

 

D Q

 

 

 

 

 

 

Shift

Register

32

MUX

 

IR_TXD

 

D Q

Bus State

Machine

SYS_CLK

INT_N

RD_IN_N

WR_IN_N[3:0]

ACK_N

32

D_OUT[31:0]

Shift

FIFORegister

32

Q D

Q D

IR_RXD

Rx State

Machine

Figure 21: IRDA Controller Block Diagram

22

www.xilinx.com

XAPP169 (v1.0) November 24, 1999

 

1-800-255-7778

 

Page 21 Page 23
Image 22
Page 21 Page 23
Contents Introduction MP3 NG a Next Generation Consumer PlatformSummary MP3 BackgroundMP3 Technology Solution OverviewMP3 NG a Next Generation Consumer Platform MP3 NG System Block Diagram IDT RC32364 RISControllerRC32364 Block Diagram RC32364 Read Timing CS4343 Block Diagram Crystal CS4343 Stereo DACControl Port Timing KM29U64000T Block Diagram Samsung Flash MemoryMicron Sdram Memory KM29U64000T Read TimingMT48LC1M16A1 Block Diagram National Semiconductor Function ControllerSystem Implementation Software ArchitectureUI Manager MP3 Decoder and Audio ISRBlock Mapping Xilinx SpartanMemory Manager Code InitializationFpga Logic Block Diagram IP Bus ControllerCPU Interface Block Diagram CPU InterfaceLCD Controller CpumasterclkLCD Controller Block Diagram LCD Controller Interface Signal SummaryMemory Interface Block Diagram Memory InterfaceSdram Controller Sdram Controller Interface Signal Summary Type DescriptionFlash Controller Error Handling PerformanceIrda Controller Block Diagram Irda ControllerAudio DAC Interface Block Diagram Audio DAC InterfaceAudio DAC Interface Signal Summary Type Description Touch Screen InterfaceSpartan Device Selection ConclusionTotal 500 137 References Revision History Date Version # Revision 11/24/99 Initial release

XAPP169 specifications

Xilinx XAPP169 is a pioneering application note that delves into the design and implementation of high-performance digital signal processing (DSP) systems. It serves as a reference guide for engineers and designers looking to leverage Xilinx Field Programmable Gate Arrays (FPGAs) for sophisticated DSP applications. The document provides a comprehensive overview of the techniques and methodologies necessary to harness the power and flexibility of FPGA technology in DSP design.

One of the main features of XAPP169 is its focus on the integration of various DSP functions, including filtering, modulation, and Fourier transforms. By utilizing the inherent parallelism of FPGAs, designers can achieve significant performance enhancements compared to traditional DSP implementations. This parallel processing capability allows for real-time processing of high-bandwidth signals, making XAPP169 ideal for applications such as telecommunications, aerospace, and medical imaging.

The application note emphasizes the use of Xilinx’s advanced tools and libraries, such as the Xilinx System Generator for DSP and the Xilinx Vivado Design Suite. These tools facilitate the modeling, simulation, and synthesis of DSP algorithms tailored to specific requirements, enabling a rapid development cycle. By providing pre-optimized building blocks and IP cores, XAPP169 streamlines the design process, reducing time-to-market for new products and innovations.

Additionally, XAPP169 highlights the ability to leverage high-speed serial transceivers present in Xilinx FPGAs. These transceivers enable reliable transmission of data across long distances with minimized latency and optimized bandwidth utilization. The application note outlines various techniques for managing signal integrity and maximizing throughput, ensuring that designs can meet the stringent requirements of modern DSP applications.

Another characteristic of XAPP169 is its attention to resource utilization and optimization strategies. The document discusses how to balance performance with area and power consumption, which is crucial in embedded applications where space and power are at a premium. By employing advanced synthesis strategies and leveraging the capabilities of Xilinx’s architecture, designers can create efficient and scalable DSP systems.

In summary, Xilinx XAPP169 serves as an invaluable resource for engineers seeking to harness the capabilities of FPGAs in DSP applications. With its focus on high-performance design, integration of advanced tools, and optimization strategies, it opens up new possibilities for innovation in various fields where digital signal processing is essential.
Top Page Image Contents