HP NuDAQ I-9111DG/HR manual Hardware Interrupt Clear Register

Page 29

 

1: IRQ when FIFO is half full

ISC1:

IRQ1 signal select

0:IRQ every Timer tick

1:IRQ when ExtTrg signal changes from ‘H’ to ‘L’

FFEN: FIFO enable pin

0:FIFO Enable (Power On Default value)

1:FIFO Disable

(To reset FIFO, set FFEN sequence as 0 -> 1 -> 0)

3.11Hardware Interrupt Clear Register

Because of the PCI interrupt signal is level trigger, the interrupt clear register must be written to clear the flag after processing the interrupt request event, otherwise another interrupt request will be inserted and cause the software hangs on processing the interrupt event.

Address: BASE + 48h

Attribute: write only

Data Format:

Bit

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

BASE+48h

X

X

X

X

X

X

X

X

3.12A/D Mode & Interrupt Control Read Back Register

The AD mode setting and interrupt control setting can be read from this register. Refer to section 3.8 and section 3.10 for the detailed definition of each bit.

Address: BASE + 0Ah

Attribute: read only

Data Format:

Bit

7

6

5

4

3

2

1

0

 

 

 

 

 

 

 

 

 

BASE+0Ah

0

FFEN

ISC1

ISC0

PTRG

EITS

TPST

ASCAN

BASE+0Bh

X

X

X

X

X

X

X

X

Registers Format 19

Image 29
Contents NuDAQ Trademarks Questions Getting service from AdlinkPage PCI PnP Registers Address Map Features Applications Specifications Software SupportingB l e o f C o n t e n t s Hardware Interrupt Clear Register Libraries Installation Programming GuideConversion Interrupt ControlTable of Contents ∙ 9111util What do you need VR Assignment AdjustmentHow to Use This Guide Page Introduction FeaturesApplications SpecificationsUnipolar 0~10V Bipolar -10V~+10V Programming Library Software SupportingPCIS-VEE HP-VEE Driver PCIS-LVIEW LabVIEW DriverDAQBenchTM ActiveX Controls DASYLabTM PROPCIS-OPC OPC Server PCIS-ICL InControlTM Driver∙ Software Installation Guide InstallationWhat You Have UnpackingPCB Layout of the PCI-9111 PCI-9111s LayoutJumper Descriptions Hardware Installation Outline∙ CN 1 Digital Signal Input DI 0 ~ Device Installation for Windows SystemsConnectors Pin Assignment ∙ CN 3 Analog Input/Output, Extended I/O, Trigger Signals ∙ CN 2 Digital Signal Output do 0 ~Connect with ACLD-8125 Daughter Board ConnectionConnect with ACLD-9137 Connect with ACLD-9182PCI PnP Registers Registers FormatA/D Data Registers I/O Address MapAddress Write Read I/O AddressAddress Base + 0h Attribute read only Data Format A/D Channel Control RegisterBit Address Base + 6h Attribute write only Data Format BitA/D Channel Read Back Register A/D Input Signal Range Control RegisterAddress Base + 6h Attribute read only Data Format Bit Address Base + 8h Attribute write only Data Format BitA/D Range and Status Read back Register A/D Trigger Mode Control RegisterAddress Base + 8h Attribute read only Data Format Bit Address Base + 0Ah Attribute write only Data Format BitAddress Base + 0Ch Attribute write only Data Format Bit Mode DescriptionAddress Base + 0Eh Attribute write only Data Format Bit Hardware Interrupt Clear Register 12 A/D Mode & Interrupt Control Read Back RegisterAddress Base + 48h Attribute write only Data Format Bit Address Base + 0Ah Attribute read only Data Format BitAddress Base + 2h Attribute read only Data Format Address Base + 4h Attribute write only Data Format BitAddress Base + 4h Attribute read only Data Format Bit Address Base + 40h ~ Base + 46h 15 D/A Output RegisterAddress Base + 2h Attribute write only Data Format Bit A/D Conversion Operation Theorem2 A/D Signal Source Control 1 A/D Conversion ProcedureAnalog Input Signal Connection 3 A/D Trigger Source Control Signal RangeExternal Trigger EITS=1, TPST=don‘t care 4 A/D Data Transfer ModesFifo Half-Full Polling EOC Interrupt Transfer Pre-Trigger ControlTime FFF 6 A/D Data FormatDual Interrupt System IRQ Level SettingInterrupt Control System Architecture Extended Digital I/O Port Interrupt Source Control44mV 88mV D/A ConversionDigital Input and Output Timer/Counter Operation Introduction4 I/O Address Pacer Trigger SourcePre-Trigger Counter ++ Library Libraries InstallationData Types Programming Guide Naming Convention9111DO 9111Initial++ DOS ++ Windows9111DI 9111DOChannel9111EDI 9111DIChannel10 9111EDOReadBack 9111EDO11 9111SetEDOFunction 13 9111ADReadData 12 9111DA15 9111ADSetChannel 14 9111ADReadDataRepeat16 9111ADGetChannel Input Range Gain Gain Code 17 9111ADSetRange19 9111ADGetStatus 18 9111ADGetRange20 9111ADSetMode 22 9111INTSetReg 21 9111ADGetMode23 9111INTGetReg 24 9111ResetFIFO26 9111Set8254 25 9111ADSoftTrigger27 9111Get8254 28 9111ADTimer30 9111CounterRead 29 9111CounterStart31 9111CounterStop 32 9111INTSourceControl 34 9111GetIRQChannel 33 9111CLRIRQ36 9111ADFFHFPolling 35 9111GetIRQStatus38 9111ADHRAquire 37 9111ADAquire39 9111ADINTStart 40 9111ADFFHFINTStart ++ Library ∙61 42 9111ADFFHFINTStatus 41 9111ADINTStatus43 9111ADFFHFINTRestart 44 9111ADINTStop What do you need CalibrationFunctions of VRs A/D AdjustmentVR Assignment Bipolar Analog Output D/A Adjustment Unipolar Analog OutputRunning 9111util.exe Software Utility9111util System Configuration Calibration Function Testing Menu Window Functional TestingIeeprom Product Warranty/Service