HP NuDAQ I-9111DG/HR manual Digital Input and Output, Timer/Counter Operation Introduction

Page 44

4.5Digital Input and Output

To program digital I/O operation is fairly straightforward. The digital input operation is just to read data from the corresponding registers, and the digital output operation is to write data to the corresponding registers. The digital I/O registersformat is shown in section 3.14. Note that the DIO data channel can only be read or written in form of 16 bits together. It is impossible to access individual bit channel.

The PCI-9111 provides 16 digital input and 16 digital output channels through the connector CN1 and CN2 on board. The digital I/O signal is fully TTL/DTL compatible. The detailed digital I/O signal specification can be referred to section 1.3.

74LS244

74LS373

Digital Input(DI)

From TTL Signal

Digital Output (DO)

To TTL Devices

Digital GND (DGND)

PCI-9111

Outside Device

4.6Timer/Counter Operation

4.6.1Introduction

One 8254 programmable interval timer/counter chip is installed on PCI-9111. There are three counters in one 8254 chip and 6 possible operation modes for each counter. The block diagram of the timer/counter system is shown in following diagram.

Pre-Trigger

Signal

(Pin-12 of CN3)

 

AD Trigger Signal

8254 Chip

 

 

C

 

Pre-Trigger

Gate Control

Counter #0

O

Control

 

G

 

 

 

C

Internal Timer Pacer

 

 

Timer #1

 

 

O

 

'H'

G

 

Internal 2 MHz Clock

C

 

 

 

Timer #2

O

 

'H'

G

 

 

Figure 4.6.1 Timer/Counter System of PCI-9111

34 Operation Theorem

Image 44
Contents NuDAQ Trademarks Getting service from Adlink QuestionsPage PCI PnP Registers Address Map Features Applications Specifications Software SupportingB l e o f C o n t e n t s Libraries Installation Programming Guide Hardware Interrupt Clear RegisterConversion Interrupt ControlTable of Contents ∙ What do you need VR Assignment Adjustment 9111utilHow to Use This Guide Page Features IntroductionSpecifications ApplicationsUnipolar 0~10V Bipolar -10V~+10V Software Supporting Programming LibraryPCIS-LVIEW LabVIEW Driver PCIS-VEE HP-VEE DriverDAQBenchTM ActiveX Controls DASYLabTM PROPCIS-ICL InControlTM Driver PCIS-OPC OPC ServerInstallation ∙ Software Installation GuideWhat You Have UnpackingPCI-9111s Layout PCB Layout of the PCI-9111Hardware Installation Outline Jumper Descriptions∙ CN 1 Digital Signal Input DI 0 ~ Device Installation for Windows SystemsConnectors Pin Assignment ∙ CN 2 Digital Signal Output do 0 ~ ∙ CN 3 Analog Input/Output, Extended I/O, Trigger SignalsDaughter Board Connection Connect with ACLD-8125Connect with ACLD-9137 Connect with ACLD-9182Registers Format PCI PnP RegistersI/O Address Map A/D Data RegistersAddress Write Read I/O AddressA/D Channel Control Register Address Base + 0h Attribute read only Data FormatBit Address Base + 6h Attribute write only Data Format BitA/D Input Signal Range Control Register A/D Channel Read Back RegisterAddress Base + 6h Attribute read only Data Format Bit Address Base + 8h Attribute write only Data Format BitA/D Trigger Mode Control Register A/D Range and Status Read back RegisterAddress Base + 8h Attribute read only Data Format Bit Address Base + 0Ah Attribute write only Data Format BitAddress Base + 0Ch Attribute write only Data Format Bit Mode DescriptionAddress Base + 0Eh Attribute write only Data Format Bit 12 A/D Mode & Interrupt Control Read Back Register Hardware Interrupt Clear RegisterAddress Base + 48h Attribute write only Data Format Bit Address Base + 0Ah Attribute read only Data Format BitAddress Base + 2h Attribute read only Data Format Address Base + 4h Attribute write only Data Format BitAddress Base + 4h Attribute read only Data Format Bit Address Base + 40h ~ Base + 46h 15 D/A Output RegisterAddress Base + 2h Attribute write only Data Format Bit Operation Theorem A/D Conversion1 A/D Conversion Procedure 2 A/D Signal Source ControlAnalog Input Signal Connection Signal Range 3 A/D Trigger Source Control4 A/D Data Transfer Modes External Trigger EITS=1, TPST=don‘t careFifo Half-Full Polling Pre-Trigger Control EOC Interrupt TransferTime 6 A/D Data Format FFFDual Interrupt System IRQ Level SettingInterrupt Control System Architecture Interrupt Source Control Extended Digital I/O PortD/A Conversion 44mV 88mVTimer/Counter Operation Introduction Digital Input and Output4 I/O Address Pacer Trigger SourcePre-Trigger Counter Libraries Installation ++ LibraryProgramming Guide Naming Convention Data Types9111Initial 9111DO++ DOS ++ Windows9111DOChannel 9111DI9111DIChannel 9111EDI9111EDO 10 9111EDOReadBack11 9111SetEDOFunction 12 9111DA 13 9111ADReadData14 9111ADReadDataRepeat 15 9111ADSetChannel16 9111ADGetChannel 17 9111ADSetRange Input Range Gain Gain Code18 9111ADGetRange 19 9111ADGetStatus20 9111ADSetMode 21 9111ADGetMode 22 9111INTSetReg24 9111ResetFIFO 23 9111INTGetReg25 9111ADSoftTrigger 26 9111Set825428 9111ADTimer 27 9111Get825429 9111CounterStart 30 9111CounterRead31 9111CounterStop 32 9111INTSourceControl 33 9111CLRIRQ 34 9111GetIRQChannel35 9111GetIRQStatus 36 9111ADFFHFPolling37 9111ADAquire 38 9111ADHRAquire39 9111ADINTStart 40 9111ADFFHFINTStart ++ Library ∙61 41 9111ADINTStatus 42 9111ADFFHFINTStatus43 9111ADFFHFINTRestart 44 9111ADINTStop Calibration What do you needFunctions of VRs A/D AdjustmentVR Assignment D/A Adjustment Unipolar Analog Output Bipolar Analog OutputRunning 9111util.exe Software Utility9111util System Configuration Calibration Functional Testing Function Testing Menu WindowIeeprom Product Warranty/Service