HP NuDAQ I-9111DG/HR manual A/D Channel Control Register, Bit

Page 25

Address: BASE + 0h

Attribute: read only

Data Format:

for 12-bits PCI-9111DG

Bit	7	6	5	4	3	2	1	0

BASE+0h	AD3	AD2	AD1	AD0	CH3	CH2	CH1	CH0
BASE+1h	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
for 16-bits PCI-9111HR
Bit	7	6	5	4	3	2	1	0

BASE+0h	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
BASE+1h	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8

AD15 ~ AD0: Analog to digital data. AD11 is the Most Significant Bit (MSB) of PCI-9111DG while AD15 is the MSB of

PCI-9111HR. AD0 is the Least Significant Bit (LSB).

CH3 ~ CH0: A/D channel number from which the data is derived.

3.4A/D Channel Control Register

The PCI-9111 provides 16 single-ended analog input channel. The channel control register is used to set the A/D channels to be converted. Under non-auto scanning mode, the register sets the channel number for conversion. Under auto -scanning mode, the register sets the ending channel number.

Address: BASE + 6h

Attribute: write only

Data Format:

Bit	7	6	5	4	3	2	1	0

BASE+6h	CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0
BASE+7h	--	--	--	--	--	--	--	--

Where:

CNn: Multiplexer channel number.

CN7 is MSB, and CN0 is LSB.

There are 8 bits in this register. The 4 LSBs (CN0~CN3) are used to select on-board multiplexer. Usually, only the 4 LSBs are used and 16 input channels can be selected. However, if there is an extension board which can provide extension ability to 256 analog input channels, the 4 MSBs (CN4~CN7) can also be used to control the extension board.

Registers Format ∙ 15

Image 25

Contents NuDAQ Trademarks Questions Getting service from AdlinkPage B l e o f C o n t e n t s Features Applications Specifications Software SupportingPCI PnP Registers Address Map Hardware Interrupt Clear Register Libraries Installation Programming GuideConversion Interrupt ControlTable of Contents ∙ 9111util What do you need VR Assignment AdjustmentHow to Use This Guide Page Introduction FeaturesApplications SpecificationsUnipolar 0~10V Bipolar -10V~+10V Programming Library Software SupportingPCIS-VEE HP-VEE Driver PCIS-LVIEW LabVIEW DriverDAQBenchTM ActiveX Controls DASYLabTM PROPCIS-OPC OPC Server PCIS-ICL InControlTM Driver∙ Software Installation Guide InstallationWhat You Have UnpackingPCB Layout of the PCI-9111 PCI-9111s LayoutJumper Descriptions Hardware Installation OutlineConnectors Pin Assignment Device Installation for Windows Systems∙ CN 1 Digital Signal Input DI 0 ~ ∙ CN 3 Analog Input/Output, Extended I/O, Trigger Signals ∙ CN 2 Digital Signal Output do 0 ~Connect with ACLD-8125 Daughter Board ConnectionConnect with ACLD-9137 Connect with ACLD-9182PCI PnP Registers Registers FormatA/D Data Registers I/O Address MapAddress Write Read I/O AddressAddress Base + 0h Attribute read only Data Format A/D Channel Control RegisterBit Address Base + 6h Attribute write only Data Format BitA/D Channel Read Back Register A/D Input Signal Range Control RegisterAddress Base + 6h Attribute read only Data Format Bit Address Base + 8h Attribute write only Data Format BitA/D Range and Status Read back Register A/D Trigger Mode Control RegisterAddress Base + 8h Attribute read only Data Format Bit Address Base + 0Ah Attribute write only Data Format BitAddress Base + 0Eh Attribute write only Data Format Bit Mode DescriptionAddress Base + 0Ch Attribute write only Data Format Bit Hardware Interrupt Clear Register 12 A/D Mode & Interrupt Control Read Back RegisterAddress Base + 48h Attribute write only Data Format Bit Address Base + 0Ah Attribute read only Data Format BitAddress Base + 4h Attribute read only Data Format Bit Address Base + 4h Attribute write only Data Format BitAddress Base + 2h Attribute read only Data Format Address Base + 2h Attribute write only Data Format Bit 15 D/A Output RegisterAddress Base + 40h ~ Base + 46h A/D Conversion Operation Theorem2 A/D Signal Source Control 1 A/D Conversion ProcedureAnalog Input Signal Connection 3 A/D Trigger Source Control Signal RangeExternal Trigger EITS=1, TPST=don‘t care 4 A/D Data Transfer ModesFifo Half-Full Polling EOC Interrupt Transfer Pre-Trigger ControlTime FFF 6 A/D Data FormatInterrupt Control System Architecture IRQ Level SettingDual Interrupt System Extended Digital I/O Port Interrupt Source Control44mV 88mV D/A ConversionDigital Input and Output Timer/Counter Operation IntroductionPre-Trigger Counter Pacer Trigger Source4 I/O Address ++ Library Libraries InstallationData Types Programming Guide Naming Convention9111DO 9111Initial++ DOS ++ Windows9111DI 9111DOChannel9111EDI 9111DIChannel10 9111EDOReadBack 9111EDO11 9111SetEDOFunction 13 9111ADReadData 12 9111DA15 9111ADSetChannel 14 9111ADReadDataRepeat16 9111ADGetChannel Input Range Gain Gain Code 17 9111ADSetRange19 9111ADGetStatus 18 9111ADGetRange20 9111ADSetMode 22 9111INTSetReg 21 9111ADGetMode23 9111INTGetReg 24 9111ResetFIFO26 9111Set8254 25 9111ADSoftTrigger27 9111Get8254 28 9111ADTimer30 9111CounterRead 29 9111CounterStart31 9111CounterStop 32 9111INTSourceControl 34 9111GetIRQChannel 33 9111CLRIRQ36 9111ADFFHFPolling 35 9111GetIRQStatus38 9111ADHRAquire 37 9111ADAquire39 9111ADINTStart 40 9111ADFFHFINTStart ++ Library ∙61 42 9111ADFFHFINTStatus 41 9111ADINTStatus43 9111ADFFHFINTRestart 44 9111ADINTStop What do you need CalibrationVR Assignment A/D AdjustmentFunctions of VRs Bipolar Analog Output D/A Adjustment Unipolar Analog Output9111util Software UtilityRunning 9111util.exe System Configuration Calibration Function Testing Menu Window Functional TestingIeeprom Product Warranty/Service