Hardware Specifications and Configurations

Processor

Item

 

 

Specification

 

 

 

 

 

CPU type

 

AMD CPU S1g2 Processor (Griffin Series - Turion / Sempron);

 

 

 

HT3 (1.2~2.6GT/s) (Bandwidth: 9.6GB/S to 20.8GB/s)

 

 

 

1.8GHz ~ 2.3GHz CPU

 

 

 

Integrated 64bit or 128-bit DDR2 SDRAM controller

 

 

 

One HyperTransport™ link to I/O devices

 

 

 

One link, 16 bits in each direction, supporting speeds up to

 

 

 

800MHz (1.2GT/s) or 2.6Gigabytes/s in each direction

 

 

 

L2 Cache 256Kb, 512Kb, or 1Mbytes

 

 

 

The processor bus interfaces—HyperTransport 3 technology link

 

 

 

and DDR2 memory—are both source-synchronous

 

 

 

Supports up to 2 unbuffered SO-DIMMs

 

 

 

128-bit DDR2 SDRAM controller operating at up to 333MHz

 

 

 

 

 

Core logic

 

nVidia MCP77MH (North Bridge + South Bridge)

 

 

 

 

 

CPU package

 

638-Pin Lidless Micro PGA package (35mm x 35mm)

 

 

 

 

 

CPU core voltage

 

VCC_CORE0(based on CPU)

 

 

 

VCC_CORE1(based on CPU)

 

 

 

CPU)VDDNB(based on CPU)

 

 

 

VLDT 1.2V_HT

 

 

 

VDD i/O 1.8VSUS

 

 

 

CPU Memory Interface SMDDR_VTEM(0.9V)

 

 

 

 

CPU Fan True Value Table

 

 

 

 

 

 

 

DTS (degree C°)

 

Active Fan Speed (rpm)

 

 

 

 

 

 

56-64

 

2900

 

 

 

 

 

 

 

65-74

 

3300

 

 

 

 

 

 

 

75-84

 

3700

 

 

 

 

 

 

 

>85

 

4000

 

 

 

 

 

 

 

BIOS

 

 

 

 

 

 

 

 

Item

 

 

Specification

 

 

 

BIOS vendor

 

Phoenix

BIOS Version

 

V1.3333

 

 

 

BIOS ROM type

 

W25X80VSSIG

 

 

 

BIOS ROM size

 

1Mbyte (8Mbit)

 

 

 

BIOS package

 

8-pin SOIC

 

 

 

Supported protocols

 

SPI

 

 

BIOS password control

Set by setup manual

 

 

 

 

Cache

 

 

 

 

 

 

 

 

Item

 

 

Specification

 

 

 

Cache controller

 

Non

 

 

 

Cache size

 

256Kb, 512kb, or 1Mbytes

 

 

 

 

 

18

Chapter 1

Page 28
Image 28
Acer 4230 manual Hardware Specifications and Configurations, Processor Specification, Cache Specification