Manuals
/
Analog Devices
/
Computer Equipment
/
Computer Hardware
Analog Devices
ADSP-21020
manual
Ieee 1149.1 Test Access Port
Models:
ADSP-21020
1
23
32
32
Download
32 pages
38.92 Kb
20
21
22
23
24
25
26
27
XTS Delay after
Reset
Ieee 1149.1 Test Access Port
TDI, TMS Setup before TCK High
Type Pins Switch
Clkin High to FLAG3-0OUTEnable
Page 23
Image 23
ADSP-21020
t
TCK
TCK
t
STAP
t
HTAP
TMS,TDI
t
DTDO
TDO
t
SSYS
t
HSYS
SYSTEM
INPUTS
t
DSYS
SYSTEM
OUTPUTS
Figure 12. IEEE 1149.1 Test Access Port
REV. C
–23–
Page 22
Page 24
Page 23
Image 23
Page 22
Page 24
Contents
ADSP-21020
ADSP-21020
Address Generators and Program Sequencer
Interrupts
Pin Name Type Function
Clkiin
Reset
Dmpage
Dmts
DMIa, Mb = dreg
Compute
If condition
If condition Compute
Name Description
Notation Meaning
Italics
Fixed-Point Floating-Point
Shifter Shifter Immediate
MRF MRB = MRF
= MRB MRF = MRF = SAT MRF = SAT MRB
= MRB MRF = MRF = RND MRF = RND MRB
IRQ2
Fixed-Point
Vector Address Hex Function
IRQ3
Parameter Test Conditions Min Max Unit
Grade Parameter Min Max Unit
Clkin Width High
Reset Setup before Clkin High 29 + DT/2
Timing Requirement
Clkin Period 150
TDTEX Clkin High to Timexp
Hold after Clkin High
Pulse Width TCK +
Clkin High to FLAG3-0OUTDisable
FLAG3-0INSetup before Clkin High 19 + 5DT/16
FLAG3-0OUTDelay from Clkin High
Clkin High to FLAG3-0OUTEnable
Hold after Clkin High
Memory Interface Disable to Low
Clkin High to Memory Interface Enable 25 + DT/2
Timing Requirement
Low 16 + DT/2 Switching Characteristic
Setup before Clkin High 14 + DT/4
XTS Delay after Address, Select 28 + 7DT/8
XTS Delay after
XACK Hold after Clkin High Switching Characteristic
XACK Delay from Address + 7DT/8
XACK Delay from XRD Low + DT/2
XACK Setup before Clkin High + DT/4
Memory Read
Data Disable before XWR XRD Low + 3DT/8
XACK Delay from Address, Select 27 + 7DT/8
XACK Delay from XWR Low 15 + DT/2
Data Setup before XWR High + DT/2
Memory Write
TDO Delay from TCK Low
TDI, TMS Setup before TCK High
System Inputs Setup before TCK High
Pulse Width 200 160 132 120 Switching Characteristic
Ieee 1149.1 Test Access Port
Output Enable/Disable
Output disable time tDIS is the difference between
Capacitive Loading
Ptotal = Pext + 5 V 3 Iddin typ = 0.210 + 1.15 = 1.36 W
Type Pins Switch
Example
Pin
Bottom View Ribbon Cable
3 0.1 inches
ADSP-21020
ADSP-21020
PGA PIN Location Name
Inches Millimeters Symbol MIN MAX
Ordering Guide
Top
Page
Image
Contents