Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1256V18, CY7C1241V18 manual TAP Controller State Diagram, EXIT2-IR UPDATE-DR UPDATE-IR

Models: CY7C1241V18 CY7C1245V18 CY7C1256V18 CY7C1243V18

1 28

Download 28 pages 7.05 Kb

Page 15

Image 15

CY7C1241V18, CY7C1256V18

CY7C1243V18, CY7C1245V18

TAP Controller State Diagram

The state diagram for the CY7C1241V18, CY7C1256V18, CY7C1243V18, and CY7C1245V18 follows.[11]

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

1	SELECT	1	1
1	SELECT	1	SELECT
	DR-SCAN		IR-SCAN
	0		0
	1		1
	CAPTURE-DR		CAPTURE-IR
	0		0

SHIFT-DR		0	SHIFT-IR		0
1			1
EXIT1-DR		1	EXIT1-IR		1
EXIT1-DR			EXIT1-IR
0			0
PAUSE-DR		0	PAUSE-IR		0
1			1
0			0
EXIT2-DR			EXIT2-IR
1			1
UPDATE-DR			UPDATE-IR
1	0		1	0
	0			0

Note

11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document Number: 001-06365 Rev. *D

Page 15 of 28

[+] Feedback

Page 15

Image 15

Cypress CY7C1256V18, CY7C1241V18, CY7C1243V18, CY7C1245V18 manual TAP Controller State Diagram, EXIT2-IR UPDATE-DR UPDATE-IR

Contents

Selection Guide FeaturesConfigurations Functional Description Logic Block Diagram CY7C1241V18 Logic Block Diagram CY7C1256V18Doff Logic Block Diagram CY7C1245V18 Logic Block Diagram CY7C1243V18 NC/144M Pin ConfigurationsCY7C1241V18 4M x CY7C1256V18 4M x CY7C1243V18 2M x CY7C1245V18 1M xWPS BWS RPS Pin Definitions Pin Name Pin DescriptionNegative Input Clock Input TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for Jtag Read Operations Functional OverviewWrite Operations Byte Write Operations Programmable Impedance Valid Data Indicator QvldDelay Lock Loop DLL Depth Expansion BUS Master Application ExampleTruth Table Sram #4 During the data portion of a write sequence Write Cycle DescriptionsComments Remains unaltered Into the device. D 80 and D 3518 remain unaltered Write cycle description table for CY7C1245V18 follows.2Into the device Written into the device. D 359 remains unaltered Ieee 1149.1 Serial Boundary Scan Jtag Idcode EXIT2-IR UPDATE-DR UPDATE-IR TAP Controller State Diagram Parameter Description Test Conditions Min Max Unit TAP Controller Block DiagramTAP Electrical Characteristics TAP Controller TAP Timing and Test Conditions16 TAP AC Switching Characteristics Register Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction Codes Bit # Bump ID Boundary Scan Order DLL Constraints Power Up Sequence in QDR-II+ SramPower Up Sequence Power Up Waveforms Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics AC Electrical Characteristics Parameter Description Test Conditions Max Unit CapacitanceThermal Resistance AC Test Loads and Waveforms Set-up Times Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit Parameter Min Max NOP Read Write Switching Waveforms Ordering Information Ball Fine Pitch Ball Grid Array 15 x 17 x 1.4 mm Lead-Free Ball Fbga 15 x 17 x 1.40 mm Package Diagram VKN/AESA Document HistoryNXR VKN/KKVTMP