Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1245V18, CY7C1241V18 manual Ball Fine Pitch Ball Grid Array 15 x 17 x 1.4 mm Lead-Free

Models: CY7C1241V18 CY7C1245V18 CY7C1256V18 CY7C1243V18

1 28

Download 28 pages 7.05 Kb

Page 26

CY7C1241V18, CY7C1256V18

CY7C1243V18, CY7C1245V18

Ordering Information (continued)

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed	Ordering Code	Package	Package Type	Operating
(MHz)	Ordering Code	Diagram	Package Type	Range
300	CY7C1241V18-300BZC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial

	CY7C1256V18-300BZC

	CY7C1243V18-300BZC

	CY7C1245V18-300BZC

	CY7C1241V18-300BZXC	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free

	CY7C1256V18-300BZXC

	CY7C1243V18-300BZXC

	CY7C1245V18-300BZXC

	CY7C1241V18-300BZI	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial

	CY7C1256V18-300BZI

	CY7C1243V18-300BZI

	CY7C1245V18-300BZI

	CY7C1241V18-300BZXI	51-85195	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free

	CY7C1256V18-300BZXI

	CY7C1243V18-300BZXI

	CY7C1245V18-300BZXI

Document Number: 001-06365 Rev. *D

Page 26 of 28

[+] Feedback

Image 26

Cypress CY7C1245V18, CY7C1241V18, CY7C1243V18, CY7C1256V18 manual Ball Fine Pitch Ball Grid Array 15 x 17 x 1.4 mm Lead-Free

Contents

Functional Description FeaturesConfigurations Selection Guide Doff Logic Block Diagram CY7C1241V18Logic Block Diagram CY7C1256V18 Logic Block Diagram CY7C1243V18 Logic Block Diagram CY7C1245V18 CY7C1256V18 4M x Pin ConfigurationsCY7C1241V18 4M x NC/144M WPS BWS RPS CY7C1243V18 2M xCY7C1245V18 1M x Negative Input Clock Input Pin DefinitionsPin Name Pin Description TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for Jtag Byte Write Operations Functional OverviewWrite Operations Read Operations Depth Expansion Valid Data Indicator QvldDelay Lock Loop DLL Programmable Impedance Sram #4 Application ExampleTruth Table BUS Master Remains unaltered Write Cycle DescriptionsComments During the data portion of a write sequence Written into the device. D 359 remains unaltered Write cycle description table for CY7C1245V18 follows.2Into the device Into the device. D 80 and D 3518 remain unaltered Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram EXIT2-IR UPDATE-DR UPDATE-IR TAP Controller TAP Controller Block DiagramTAP Electrical Characteristics Parameter Description Test Conditions Min Max Unit TAP AC Switching Characteristics TAP Timing and Test Conditions16 Instruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit Size Boundary Scan Order Bit # Bump ID Power Up Waveforms Power Up Sequence in QDR-II+ SramPower Up Sequence DLL Constraints AC Electrical Characteristics Electrical CharacteristicsDC Electrical Characteristics Maximum Ratings AC Test Loads and Waveforms CapacitanceThermal Resistance Parameter Description Test Conditions Max Unit Parameter Min Max Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit Set-up Times Switching Waveforms NOP Read Write Ordering Information Ball Fine Pitch Ball Grid Array 15 x 17 x 1.4 mm Lead-Free Package Diagram Ball Fbga 15 x 17 x 1.40 mm VKN/KKVTMP Document HistoryNXR VKN/AESA