Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1382DV25, CY7C1380DV25, CY7C1380FV25 manual Switching Waveforms, Read Cycle Timing

Models: CY7C1382DV25 CY7C1380DV25 CY7C1382FV25 CY7C1380FV25

1 29

Download 29 pages 63.25 Kb

Page 20

Image 20

CY7C1380DV25, CY7C1380FV25

CY7C1382DV25, CY7C1382FV25

Switching Waveforms

Read Cycle Timing [25]

tCYC

CLK

tCH

tADS tADH

ADSP

ADSC

tAS tAH

tCL

tADS tADH

ADDRESS

GW, BWE, BWx

A2	A3
tWES tWEH	Burst continued with
tWES tWEH	new base address

ADV

Data Out (Q)

tCES tCEH

	tADVS	tADVH
					ADV
					suspends
					burst.
		tOEV	tCO
	tOEHZ	tOELZ	tDOH
	tCLZ
High-Z	Q(A1)		Q(A2)	Q(A2 + 1)	Q(A2 + 2)	Q(A2 + 3)
	tCO
	Single READ				BURST READ
			DON’T CARE		UNDEFINED

Deselect cycle

tCHZ

Q(A2)

Q(A2 + 1)

Burst wraps around to its initial state

Note:

25. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05546 Rev. *E

Page 20 of 29

[+] Feedback

Page 20

Image 20

Cypress CY7C1382DV25, CY7C1380DV25, CY7C1380FV25, CY7C1382FV25 manual Switching Waveforms, Read Cycle Timing

CY7C1382DV25, CY7C1380DV25, CY7C1382FV25, CY7C1380FV25 specifications

The Cypress CY7C1380FV25, CY7C1382FV25, CY7C1380DV25, and CY7C1382DV25 are high-performance static random access memory (SRAM) devices distinguished by their reliability and efficiency. These components are designed for applications requiring fast data storage and retrieval, making them ideal for embedded systems, communication devices, and various consumer electronics.

One of the main features of these SRAMs is their access time. The CY7C1380FV25 and CY7C1382FV25 models come with a super-fast access time of 25 nanoseconds, ensuring that data can be retrieved with minimal delay. This characteristic is crucial for high-speed applications, such as networking equipment and automotive systems, where rapid data processing is essential.

Both families of devices offer a competitive data width configuration, with CY7C1380 series providing 8 bits and CY7C1382 series providing 16 bits. This flexibility allows designers to choose the appropriate configuration based on their specific application requirements. Additionally, they support a wide voltage range for ease of integration into various systems.

The CY7C1380FV25 and CY7C1380DV25 devices feature low power consumption, which is vital for battery-operated devices. With their advanced CMOS technology, they exhibit reduced static power requirements, helping to prolong battery life and improve overall system efficiency. The IDD (supply current) ratings are particularly low, making them suitable for energy-sensitive applications.

A notable characteristic of the Cypress memory devices is their asynchronous read and write operations, providing simple interfacing in a variety of designs. They are designed to operate under a wide range of temperature conditions; thus, they are well-suited for industrial applications where temperature fluctuations might be a concern.

Furthermore, the CY7C1382FV25 and CY7C1382DV25 models include features like burst mode capability, enabling faster sequential access, which is beneficial for high-speed data processing tasks. This allows these SRAMs to deliver enhanced performance critical in applications like video processing and real-time data acquisition.

In summary, the Cypress CY7C1380FV25, CY7C1382FV25, CY7C1380DV25, and CY7C1382DV25 are distinguished by their fast access times, low power consumption, and flexible data widths. Their advanced technologies and characteristics make them a reliable choice for a diverse range of high-performance applications, ensuring that engineers can effectively address their design challenges while meeting the demands of modern electronics.

Contents

Features Selection Guide250 MHz 200 MHz 167 MHz Unit Cypress Semiconductor Corporation Logic Block Diagram CY7C1380DV25/CY7C1380FV25 3 512K x Logic Block Diagram CY7C1382DV25/CY7C1382FV25 3 1M x CY7C1382DV25 1M x Pin Configurations Pin Tqfp Pinout 3 Chip EnableCY7C1380DV25 512K X Pin Configurations Ball BGA Pinout CY7C1380FV25 512K x Pin Configurations Ball Fbga Pinout 3 Chip Enable CY7C1380DV25 512K x Power supply inputs to the core of the device Pin DefinitionsName Description Byte write select inputs, active LOW. Qualified with Power supply for the IO circuitry Single Read AccessesSingle Write Accesses Initiated by Adsp Functional Overview Interleaved Burst Address Table Mode = Floating or VDD Linear Burst Address Table Mode = GNDZZ Mode Electrical Characteristics Burst Sequences Operation Add. Used CE1 CE2 CE3 Adsp Adsc ADV Write CLK Function CY7C1382DV25/CY7C1382FV25 Truth Table for Read/Write 6Function CY7C1380DV25/CY7C1380FV25 Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramTAP Controller Block Diagram Bypass Register TAP Instruction Set TAP AC Switching Characteristics TAP TimingParameter Description Min Max Unit Clock Hold Times TAP DC Electrical Characteristics And Operating Conditions 5V TAP AC Test Conditions5V TAP AC Output Load Equivalent Identification Register Definitions Identification Codes Ball BGA Boundary Scan Order 13Instruction Code Description Bit # Ball ID A11 Operating Range Electrical CharacteristicsMaximum Ratings Capacitance Thermal ResistanceAC Test Loads and Waveforms Package Switching Characteristics Setup Times250 MHz 200 MHz 167 MHz Parameter Description Min Output Times Switching Waveforms Read Cycle Timing Write Cycle Timing 25 Read/Write Cycle Timing 25, 27 CLZ ZZ Mode Timing 29 DON’T Care Ordering Information CY7C1382DV25-250BZXI Document # 38-05546 Rev. *E Package Diagrams Pin Thin Plastic Quad Flat pack 14 x 20 x 1.4 mm Ball BGA 14 x 22 x 2.4 mm Soldernotespad Type NON-SOLDER Mask Defined Nsmd Document Number Issue Orig. Description of Change DateDocument History