5.6 Timing

Table 5.29 Ultra DMA data burst timing requirements (2 of 2)

NAME

MODE 0

MODE 1

MODE 2

MODE 3

MODE 4

MODE 5

 

 

(in ns)

(in ns)

(in ns)

(in ns)

(in ns)

(in ns)

COMMENT

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tLI

0

150

0

150

0

150

0

100

0

100

0

75

Limited interlock time (*1)

 

 

 

 

 

 

 

 

 

 

 

 

 

tMLI

20

 

20

 

20

 

20

 

20

 

20

 

Interlock time with minimum (*1)

 

 

 

 

 

 

 

 

 

 

 

 

 

TUI

0

 

0

 

0

 

0

 

0

 

0

 

Unlimited interlock time (*1)

 

 

 

 

 

 

 

 

 

 

 

 

 

tAZ

 

10

 

10

 

10

 

10

 

10

 

10

Maximum time allowed for output

 

 

 

 

 

 

 

 

 

 

 

 

 

drivers to release (from asserted or

 

 

 

 

 

 

 

 

 

 

 

 

 

negated)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tZAH

20

 

20

 

20

 

20

 

20

 

20

 

Minimum delay time required for

 

 

 

 

 

 

 

 

 

 

 

 

 

output

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tZAD

0

 

0

 

0

 

0

 

0

 

0

 

Drivers to assert or negate (from

 

 

 

 

 

 

 

 

 

 

 

 

 

released)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tENV

20

70

20

70

20

70

20

55

20

55

20

50

Envelope time (from DMACK- to

 

 

 

 

 

 

 

 

 

 

 

 

 

STOP and HDMARDY- during

 

 

 

 

 

 

 

 

 

 

 

 

 

data in burst initiation and from

 

 

 

 

 

 

 

 

 

 

 

 

 

DMACK to STOP during data out

 

 

 

 

 

 

 

 

 

 

 

 

 

burst initiation)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tRFS

 

75

 

70

 

60

 

60

 

60

 

50

Ready-to-final-STROBE time (no

 

 

 

 

 

 

 

 

 

 

 

 

 

STROBE edges shall be sent this

 

 

 

 

 

 

 

 

 

 

 

 

 

long after negation of DMARDY-)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tRP

160

 

125

 

100

 

100

 

100

 

85

 

Ready-to-pause time (that

 

 

 

 

 

 

 

 

 

 

 

 

 

recipient shall wait to pause after

 

 

 

 

 

 

 

 

 

 

 

 

 

negating DMARDY-)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tIORDYZ

 

20

 

20

 

20

 

20

 

20

 

20

Maximum time before releasing

 

 

 

 

 

 

 

 

 

 

 

 

 

IORDY

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tZIORDY

0

 

0

 

0

 

0

 

0

 

0

 

Minimum time before driving

 

 

 

 

 

 

 

 

 

 

 

 

 

IORDY (*4)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tACK

20

 

20

 

20

 

20

 

20

 

20

 

Setup and hold times for

 

 

 

 

 

 

 

 

 

 

 

 

 

DMACK- (before assertion or

 

 

 

 

 

 

 

 

 

 

 

 

 

negation)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tSS

50

 

50

 

50

 

50

 

50

 

50

 

Time from STROBE edge to

 

 

 

 

 

 

 

 

 

 

 

 

 

negation of DMARQ or assertion

 

 

 

 

 

 

 

 

 

 

 

 

 

of STOP (when sender terminates

 

 

 

 

 

 

 

 

 

 

 

 

 

a burst)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

*1: Except for some instances of tMLI that apply to host signals only, the parameters tUI, tMLI and tLI indicate sender-to-recipient or recipient- to-sender interlocks, i.e., one agent (either sender or recipient) is waiting for the other agent to respond with a signal before proceeding. tUI is an unlimited interlock that has no maximum time value. tMLI is a limited time-out that has a defined minimum. tLI is a limited time-out that has a defined maximum.

*2: 80-conductor cabling shall be required in order to meet setup (tDS, tCS) and hold (tDH, tCH) times in modes greater than 2.

*3: Timing for tDVS, tDVH, tCVS and tCVH shall be met for lumped capacitive loads of 15 and 40 pf at the connector where all signals (Data and STROBE) have the same capacitive load value. Due to reflections on the cable, the measurement of these timings is not valid in a

normally functioning system.

*4: For all modes the parameter tZIORDY may be greater than tENV due to the fact that the host has a pull up on IORDY- giving it a known state when not actively driven.

*5: The parameters tDS, and tDH for mode 5 is defined for a recipient at the end of the cable only in a configuration with one device at the end of the cable.

Note:

All timing measurement switching points (low to high and high to low) shall be taken at 1.5V.

C141-E221

5-153

Page 229
Image 229
Fujitsu MHV2060AS, MHV2080AS, MHV2040AS manual Ultra DMA data burst timing requirements 2, Min Max

MHV2060AS, MHV2080AS, MHV2040AS specifications

Fujitsu's MHV series of hard disk drives, specifically the MHV2040AS, MHV2080AS, and MHV2060AS models, are designed to deliver efficient performance and reliability for a range of applications, particularly in desktop computing and entry-level servers. Each of these drives adheres to the Serial ATA (SATA) interface, which ensures compatibility across a wide range of systems and is known for its cost-effectiveness and simplicity.

The MHV2040AS features a storage capacity of 40GB, making it suitable for basic computing tasks including document editing, web browsing, and media playback. The MHV2060AS steps it up with a 60GB capacity, allowing for increased data storage needs while still maintaining a high level of performance. The largest of the trio, the MHV2080AS, offers an impressive 80GB of space, positioning it well for users who require additional room for applications, games, and multimedia files.

All drives in this series are equipped with a rotational speed of 5400 RPM, which strikes a balance between speed and power consumption. This speed is adequate for everyday tasks and allows for quick boot times and file access, making them ideal for home and small office environments. Additionally, the drives feature an average latency of 5.5 milliseconds, contributing to their overall performance in retrieving data.

In terms of technology, the MHV series employs a fluid dynamic bearing (FDB) motor, which not only enhances reliability but also reduces noise levels during operation. The FDB technology helps improve the longevity of the drives by minimizing wear on mechanical components. This characteristic is particularly important for users seeking quieter drives, especially in work environments that require minimal disruption.

The drives also incorporate advanced power management features that significantly reduce power consumption, making them an environmentally friendly choice for users mindful of their carbon footprint. These drives are equipped with energy-saving modes that optimize their performance when not in full use, ensuring lower operational costs and longer lifespan.

Overall, the Fujitsu MHV2040AS, MHV2080AS, and MHV2060AS hard drives provide a solid solution for users looking for dependable storage with a range of capacities to fit their needs. Their performance, combined with noise reduction technologies and energy efficiency, makes them a notable choice for various computing environments, from single-user desktops to small business applications.