At command issuance (I/O registers setting contents)
1F7H(CM) |
|
|
| X'94' or X'E0' |
| |
|
|
|
|
|
|
|
1F6H(DH) | × | × | × | DV |
| xx |
|
|
|
|
|
|
|
1F5H(CH) |
|
|
| xx |
| |
1F4H(CL) |
|
|
| xx |
| |
1F3H(SN) |
|
|
| xx |
| |
1F2H(SC) |
|
|
| xx |
| |
1F1H(FR) |
|
|
| xx |
| |
|
|
|
|
|
|
|
At command completion (I/O registers contents to be read)
1F7H(ST) |
|
|
| Status information |
| ||
|
|
|
|
|
|
|
|
1F6H(DH) | × | × | × |
| DV |
| xx |
|
|
|
|
|
|
|
|
1F5H(CH) |
|
|
|
| xx |
| |
1F4H(CL) |
|
|
|
| xx |
| |
1F3H(SN) |
|
|
|
| xx |
| |
1F2H(SC) |
|
|
|
| xx |
| |
1F1H(ER) |
|
|
| Error information |
| ||
|
|
|
|
|
|
|
|
(26)SLEEP (X'99' or X'E6')
This command is the only way to make the device enter the sleep mode.
Upon receipt of this command, the device sets the BSY bit of the Status register and enters the sleep mode. The device then clears the BSY bit and generates an interrupt. The device generates an interrupt even if the device has not fully entered the sleep mode.
In the sleep mode, the spindle motor is stopped and the ATA interface section is inactive. All I/O register outputs are in
The only way to release the device from sleep mode is to execute a software or hardware reset.
At command issuance (I/O registers setting contents)
1F7H(CM) |
|
|
| X'99' or X'E6' |
| |
|
|
|
|
|
|
|
1F6H(DH) | × | × | × | DV |
| xx |
|
|
|
|
|
|
|
1F5H(CH) |
|
|
| xx |
| |
1F4H(CL) |
|
|
| xx |
| |
1F3H(SN) |
|
|
| xx |
| |
1F2H(SC) |
|
|
| xx |
| |
1F1H(FR) |
|
|
| xx |
| |
|
|
|
|
|
|
|
| 5 - 47 |
