HP 66332A Operation Status Group, Bit, Signal, Meaning, Command, Register, Description, Table 3-1.Bit Configurations of Status Registers

		Programming the DC Source - 3
	Table 3-1. Bit Configurations of Status Registers
Bit	Signal	Meaning
0	CAL	Operation Status Group
		The dc source is computing new calibration constants
5	WTG	The dc source is waiting for a trigger
8	CV	The dc source is in constant voltage mode
10	CC+	The dc source is in constant current mode
11	CC-	The dc source is in negative constant current mode
0	OV	Questionable Status Group
		The overvoltage protection has tripped
1	OCP	The overcurrent protection has tripped
2	FS	The fuse is blown
4	OT	The overtemperature protection has tripped
9	RI	The remote inhibit state is active
10	Unreg	The output is unregulated
14	MeasOvld	Current measurement exceeded capability of low range
0	OPC	Standard Event Status Group
		Operation complete
2	QYE	Query error
3	DDE	Device-dependent error
4	EXE	Execution error
5	CME	Command error
7	PON	Power-on
3	QUES	Status Byte and Service Request Enable Registers
		Questionable status summary bit
4	MAV	Message Available summary bit
5	ESB	Event Status Summary bit
6	MSS	Master Status Summary bit
7	RQS	Request Service bit
	OPER	Operation status summary bit

Operation Status Group

The Operation Status registers record signals that occur during normal operation. As shown below, the group consists of a Condition, PTR/NTR, Event, and Enable register. The outputs of the Operation Status register group are logically-ORed into the OPER(ation) summary bit (7) of the Status Byte register.

Register

Condition

PTR Filter

NTR Filter

Event

Enable

Command

STAT:OPER:COND?

STAT:OPER:PTR <n>

STAT:OPER:NTR <n>

STAT:OPER:EVEN?

STAT:OPER:ENAB <n>

Description

A register that holds real-time status of the circuits being monitored. It is a read-only register.

A positive transistion filter that functions as described under STAT:OPER:NTRPTR commands in chapter 4. It is a read/write register.

A negative transition filter that functions as described under STAT:OPER:NTRPTR commands in chapter 4. It is a read/write register.

A register that latches any condition that is passed through the PTR or NTR filters. It is a read-only register that is cleared when read.

A register that functions as a mask for enabling specific bits from the Event register. It is a read/write register.

33