Manuals / Intel / Computer Equipment / Computer Hardware

Intel GENE-8310 manual Solder Side, SubCompact Board, G E N E - 8 3 1, CFD1 DIMM1

Models: GENE-8310

1 57

Page 18

SubCompact Board	G E N E - 8 3 1 0

Solder Side

CFD1

DIMM1

Chapter 2 Quick Installation Guide 2-4

Page 18

Image 18

Intel GENE-8310 manual Solder Side, SubCompact Board, G E N E - 8 3 1, CFD1 DIMM1, Quick Installation Guide

Contents

6 Channel Audio & Mini PCI GENE-8310Intel Celeron M Processor Subcompact Board With LVDS, Ethernet SubCompact BoardCopyright Notice Acknowledgments Packing List Contents Chapter 2 Quick Installation GuideChapter 1 General Information Chapter 3 Award BIOS Setup Chapter 4 Driver InstallationAppendix A Programming The Watchdog Timer IRQ Mapping Chart Appendix BI/O Information SubCompact BoardG E N E - 8 3 1SubCompact Board General InformationChapter G E N E - 8 3 1Multiple Display Modes Superb Performance and Controllable Power Usage1.1 Introduction Chapter 1 General InformationWide Expansion Capability AC-97 3D Surround 5.1 Channel Audio 1.2 Features48-bit Dual Channels LVDS TFT LCD 10/100Mbps Fast Ethernet Supports Type II CompactFlash Memory1.3 Specifications SystemDisplay support Wake-up function Two 5 x 2 Pin Headers Support4 USB 2.0 Ports Does not SubCompact BoardChapter Quick Installation GuideChapter 2 Quick Installation Guide SubCompact Board2.1 Safety Precautions SubCompact Board 2.2 Location of Connectors and Jumpers Component SideChapter 2 Quick Installation Guide G E N E - 8 3 1SubCompact Board Solder SideChapter 2 Quick Installation Guide G E N E - 8 3 1Chapter 2 Quick Installation Guide 2.3 Mechanical DrawingComponent Side SubCompact BoardSubCompact Board Chapter 2 Quick Installation GuideSolder Side G E N E - 8 3 1Chapter 2 Quick Installation Guide Jumpers2.4 List of Jumpers SubCompact BoardConnectors 2.5 List of ConnectorsCN17 Closed 2.6 Setting JumpersOpen Closed2.8 LCD Voltage Selection JP2 2.10 USB2.0 Port 1 Connector CN12.7 Clear CMOS Selection JP1 2.9 COM2 RI/+5V Selection JP5Signal 2.11 USB2.0 Port 2 Connector CN22.12 Primary IDE Hard Drive Connector CN3 SignalSubCompact Board 2.13 Digital IO Connector CN4DIO Address is 801H G E N E - 8 3 1Signal 2.15 Serial Port COM2 Connector CN62.14 Front Panel CN5 SignalSignal 2.16 Parallel Port Connector CN7Signal SignalSignal 2.17 Dual Channel LVDS Connector CN82.18 4P Power Connector CN9 Signal2.21 Audio Input/Output Connector CN12 2.19 TV-Out Connector CN102.20 DVI Connector CN11 Signal2.24 IrDA Connector CN15 2.22 Ethernet 10/100Base-TX RJ-45 Phone Jack Connector CN132.23 External 5VSB/PWRGD Connector CN14 Signal2.27 Serial Port COM1 Connector CN18 2.25 Fan Connector CN162.26 Mini-DIN PS/2 Connector CN17 PinSignal2.30 Mini PCI Slot MPCI1 2.28 CRT Display Connector CN192.29 External Battery VBAT2 2.31 CompactFlash Disk Slot CFD1SubCompact Board G E N E - 8 3 1Chapter Award BIOS SetupChapter 3 Award BIOS Setup SubCompact BoardSystem configuration verification 3.1 System Test and InitializationAdvanced BIOS Features Entering SetupStandard CMOS Features Advanced Chipset FeaturesLoad Fail-Safe Defaults Power Management SetupPnP/PCI Configurations Load Optimized DefaultsSet Supervisor/User Password Save and Exit SetupExit Without Saving Chapter Driver InstallationChapter 4 Driver Installation SubCompact BoardFollow the sequence below to install the drivers 4.1 Installation Chapter4 Drivers InstallationStep 4 - Install Realtek AC97 codec Driver Appendix A Programming the Watchdog Timer A-1 Programming the Watchdog TimerAppendix SubCompact BoardConfiguring Sequence Description A.1 ProgrammingAppendix A Programming the Watchdog Timer A-2 1 Enter the MB PnP Mode 2 Modify the Data of the Registers3 Exit the MB PnP Mode Appendix A Programming the Watchdog Timer A-4 Configure Control Index=02hWatchDog Timer Configuration Registers SubCompact BoardWatchDog Timer Time-out Value Register Index=73h, Default=00h WatchDog Timer Control Register Index=71h, Default=00hWatchDog Timer Configuration Register Index=72h, Default=00h Appendix A Programming the Watchdog Timer A-5A.2 ITE8712 Watchdog Timer Initial Program game port enable mov cl call SetLogicDevice InitialOK CALL ReadConfigurationData CMP AL,12h JNE NotInitial NeedInitial STC RET ExitConfigurationMode ENDP CheckChip PROC NEAR MOV AL,20hCALL ReadConfigurationData CMP AL,87h JNE NotInitial MOV AL,21h RET NotInitial CLC RET CheckChip ENDP ReadConfigurationData PROC NEARMOV DX,WORD PTR CSCfgPort+06h IN AL,DX RET ReadConfigurationData ENDP SetLogicDevice proc near push ax push cx xchg al,cl mov cl,07h END MainAppendix A Programming the Watchdog Timer A-10 call SuperioSetReg pop cx pop ax ret SetLogicDevice endpSubCompact Board I/O InformationAppendix G E N E - 8 3 1SubCompact BoardG E N E - 8 3 1 B.1 I/O Address MapB.2 1st MB Memory Address Map Appendix B I/O Information B-2SubCompact BoardG E N E - 8 3 1 B.3 IRQ Mapping ChartB.4 DMA Channel Assignments Appendix B I/O Informaion B-3