Digital IO Connector CN4, DIO Address is 801H | Intel GENE-8310

Image 27

Intel GENE-8310 manual Digital IO Connector CN4, DIO Address is 801H, SubCompact Board, G E N E - 8 3 1, Name

Contents

SubCompact Board GENE-8310Intel Celeron M Processor Subcompact Board With LVDS, Ethernet 6 Channel Audio & Mini PCI Copyright Notice Acknowledgments Packing List Contents Chapter 2 Quick Installation GuideChapter 1 General Information Chapter 3 Award BIOS Setup Chapter 4 Driver InstallationAppendix A Programming The Watchdog Timer I/O Address Map Appendix BI/O Information IRQ Mapping Chart General Information ChapterChapter 1 General Information 1 Chapter 1 General Information Superb Performance and Controllable Power Usage1.1 Introduction Multiple Display Modes Wide Expansion Capability Supports Type II CompactFlash Memory 1.2 Features48-bit Dual Channels LVDS TFT LCD 10/100Mbps Fast Ethernet AC-97 3D Surround 5.1 Channel Audio System 1.3 Specifications Display Two 5 x 2 Pin Headers Support 4 USB 2.0 Ports Does notsupport Wake-up function Quick Installation Guide Chapter 2 Quick Installation GuidePart No. 2007831011 Printed in Taiwan JAN 2.1 Safety Precautions The Height of Cooling System Depends on Customer Cooling Device 2.2 Location of Connectors and Jumpers Component Side CFD1 DIMM1 Solder Side 103.51 2.3 Mechanical DrawingComponent Side The Height of Cooling System Depends on Customer Cooling Device 0.00 3.23 8.89 0.00 72.39 0.58 114.30133.93 0.58 Function Jumpers2.4 List of Jumpers Label 2.5 List of Connectors Connectors CN17 2.6 Setting Jumpers OpenClosed 2.9 COM2 RI/+5V Selection JP5 2.10 USB2.0 Port 1 Connector CN12.7 Clear CMOS Selection JP1 2.8 LCD Voltage Selection JP2 2.12 Primary IDE Hard Drive Connector CN3 2.11 USB2.0 Port 2 Connector CN2 2.13 Digital IO Connector CN4 DIO Address is 801HName 2.14 Front Panel CN5 2.15 Serial Port COM2 Connector CN6 2.16 Parallel Port Connector CN7 2.17 Dual Channel LVDS Connector CN8 2.18 4P Power Connector CN9PinSignal 2.19 TV-Out Connector CN10 2.20 DVI Connector CN112.21 Audio Input/Output Connector CN12 G E N E - 8 2.22 Ethernet 10/100Base-TX RJ-45 Phone Jack Connector CN132.23 External 5VSB/PWRGD Connector CN14 2.24 IrDA Connector CN15 2.25 Fan Connector CN16 2.26 Mini-DIN PS/2 Connector CN172.27 Serial Port COM1 Connector CN18 2.31 CompactFlash Disk Slot CFD1 2.28 CRT Display Connector CN192.29 External Battery VBAT2 2.30 Mini PCI Slot MPCI1 G E N E - 8 3 1 Chapter 3 Award BIOS Setup Award BIOS Setup 3.1 System Test and Initialization System configuration verification Advanced Chipset Features Entering SetupStandard CMOS Features Advanced BIOS Features Load Optimized Defaults Power Management SetupPnP/PCI Configurations Load Fail-Safe Defaults Set Supervisor/User Password Save and Exit SetupExit Without Saving Chapter 4 Driver Installation Driver Installation Follow the sequence below to install the drivers Chapter4 Drivers Installation 4.1 Installation Step 4 - Install Realtek AC97 codec Driver Programming the Watchdog Timer AppendixAppendix A Programming the Watchdog Timer A-1 Configuring Sequence Description A.1 ProgrammingAppendix A Programming the Watchdog Timer A-2 1 Enter the MB PnP Mode 2 Modify the Data of the Registers3 Exit the MB PnP Mode Configure Control Index=02h WatchDog Timer Configuration RegistersAppendix A Programming the Watchdog Timer A-4 Appendix A Programming the Watchdog Timer A-5 WatchDog Timer Control Register Index=71h, Default=00hWatchDog Timer Configuration Register Index=72h, Default=00h WatchDog Timer Time-out Value Register Index=73h, Default=00h A.2 ITE8712 Watchdog Timer Initial Program game port enable mov cl call SetLogicDevice InitialOK RET NotInitial CLC RET CheckChip ENDP ReadConfigurationData PROC NEAR RET ExitConfigurationMode ENDP CheckChip PROC NEAR MOV AL,20hCALL ReadConfigurationData CMP AL,87h JNE NotInitial MOV AL,21h CALL ReadConfigurationData CMP AL,12h JNE NotInitial NeedInitial STC MOV DX,WORD PTR CSCfgPort+06h IN AL,DX RET ReadConfigurationData ENDP call SuperioSetReg pop cx pop ax ret SetLogicDevice endp END MainAppendix A Programming the Watchdog Timer A-10 SetLogicDevice proc near push ax push cx xchg al,cl mov cl,07h Appendix B I/O Information B-1 I/O Information B.1 I/O Address Map B.2 1st MB Memory Address MapAppendix B I/O Information B-2 B.3 IRQ Mapping Chart B.4 DMA Channel AssignmentsAppendix B I/O Informaion B-3