![](/images/new-backgrounds/1147353/14735351x1.webp)
Design Considerations (Continued)
|
|
|
| TABLE IV. Memory Map of HPC167064 Emulating an HPC16083 |
| |||||
|
|
|
|
|
|
|
| |||
FFFF:FFF0 | Interrupt Vectors |
|
| 0128 |
| ENUR Register |
| |||
FFEF:FFD0 | JSRP Vectors |
|
|
| 0126 |
| TBUF Register |
| ||
FFCF:FFCE |
|
|
|
|
| 0124 |
| RBUF Register | UART | |
: | : |
|
|
| 0122 |
| ENUI Register |
| ||
E001:E000 |
|
|
| User Memory |
| 0120 |
| ENU Register |
| |
DFFF:DFFE |
| External Expansion |
|
| 0104 |
| Port D Input Register |
| ||
|
|
| 00F5:00F4 | BFUN Register |
| |||||
: | : |
| Memory |
|
|
| Ports A & B | |||
|
|
|
| 00F3:00F2 | DIR B Register | |||||
0201:0200 |
|
|
|
|
| |||||
|
|
|
|
| Control | |||||
|
|
|
|
| 00F1:00F0 | DIR A Register /IBUF | ||||
01FF:01FE | ( |
|
|
|
|
| ||||
|
|
|
| 00E6 |
| UPIC Register | UPI Control | |||
: | : | User RAM |
|
| ||||||
01C1:01C0 |
|
|
|
| 00E3:00E2 | Port B | Ports A & B | |||
0195:0194 | WATCHDOG Register | WATCHDOG Logic |
| 00E1:00E0 | Port A/OBUF | |||||
|
| |||||||||
|
|
|
|
|
|
| 00DE |
| Reserved |
|
0192 |
| T0CON Register |
|
|
|
| ||||
|
|
| 00DD:00DC | HALT Enable Register |
| |||||
0191:0190 | TMMODE Register |
|
| Port Control | ||||||
|
| 00D8 |
| Port I Input Register | ||||||
018F:018E | DIVBY Register |
|
|
| ||||||
|
|
| & Interrupt | |||||||
|
| 00D6 |
| SIO Register | ||||||
018D:018C | T3 Timer |
|
|
|
| |||||
|
|
|
| Control | ||||||
|
|
| 00D4 |
| IRCD Register | |||||
018B:018A | R3 Register |
|
|
|
| |||||
| Timer Block T0:T3 |
|
| Registers | ||||||
|
| 00D2 |
| IRPD Register | ||||||
0189:0188 | T2 Timer |
|
|
| ||||||
|
|
|
| |||||||
|
|
|
|
| ||||||
|
|
| 00D0 |
| ENIR Register |
| ||||
0187:0186 | R2 Register |
|
|
|
|
| ||||
0185:0184 | I2CR Register/R1 |
|
| 00CF:00CE | X Register |
| ||||
0183:0182 | I3CR Register/T1 |
|
| 00CD:00CC | B Register |
| ||||
0181:0180 | I4CR Register |
|
|
| 00CB:00CA | K Register |
| |||
015E:015F | EICR |
|
|
| 00C9:00C8 | A Register | HPC Core | |||
|
|
| 00C7:00C6 | PC Register | Registers | |||||
015C |
| EICON |
|
|
| |||||
|
|
|
| 00C5:00C4 | SP Register |
| ||||
0153:0152 | Port P Register |
|
|
|
| |||||
|
|
| 00C3:00C2 | Reserved |
| |||||
0151:0150 | PWMODE Register |
|
|
| ||||||
|
| 00C0 |
| PSW Register |
| |||||
014F:014E | R7 Register |
|
|
|
|
| ||||
014D:014C | T7 Timer |
| Timer Block T4:T7 |
| 00BF:00BE |
| ||||
014B:014A | R6 Register |
|
| : | : | User RAM | ||||
|
|
| RAM | |||||||
0149:0148 | T6 Timer |
|
|
| 0001:0000 |
| ||||
|
|
|
|
| ||||||
0147:0146 | R5 Register |
|
|
|
|
|
|
| ||
0145:0144 | T5 Timer |
|
|
|
|
|
|
| ||
0143:0142 | R4 Register |
|
|
|
|
|
|
| ||
0141:0140 | T4 Timer |
|
|
|
|
|
|
|
26