3. Configuration Options
9000-A2-GB31-00 December 2002 3-57
PLAR3idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
a PLAR D3 interface (ABCD = 0000).
PLAR3idle
PLAR3busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n PLA R D3 i nte rfac e (AB CD = 1111 ).
PLAR3busy
PLAR4idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
a PLA R D4 i nter fac e (AB CD = 1111 ).
PLAR4idle
PLAR4busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for an PLAR D4 interface (ABCD = 0000).
PLAR4busy
DPO-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
a DPO interface (ABCD = 0000).
DPT-idle
DPO-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a DPO interface (ABCD = 1111).
DPT-busy
DPT-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
a DPT interface (ABCD = 0000).
DPO-idle
DPT-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a DPT i nter face (AB CD = 1111 ).
DPO-busy
USER-xxxx The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent a user-defined
pattern of ABCD = xxxx.
USER-xxxx*
* xxxx is the same value on both the Network and the DSX-1 sides.
Table 3-23. Signaling and Trunk Conditioning Values (3 of 3) Network Side Meanings DSX-1 Side