3. Configuration Options
3-56 December 2002 9000-A2-GB31-00
E&M-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an E&M interface (ABCD = 0000).
E&M idle
E&M-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n E&M inte rfa ce (A BCD = 1111).
E&M busy
FXOg-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXO Ground-Start interface (ABCD = 1111).
FXSg-idle
FXOg-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for an FXO Ground-Start interface (ABCD = 0101).
FXSg-busy
FXOl-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXO Loop-Start interface (ABCD = 0101).
FXSl-idle
FXOl-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for an FXO Loop-Start interface (ABCD = 0101).
FXSl-busy
FXSg-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXS Ground-Start interface (ABCD = 0101).
FXOg-idle
FXSg-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n FXS Grou nd- Star t int erfa ce ( ABCD = 1111).
FXOg-busy
FXSl-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXS Loop-Start interface (ABCD = 0101).
FXOl-idle
FXSl-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n FXS Loop -St art i nter face (AB CD = 1111 ).
FXOl-busy
FXOD-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXODN interface (ABCD = 0000).
FXSD-idle
FXOD-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n FX ODN i nte rfac e (A BCD = 1111).
FXSD-busy
FXSD-idle The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the idle state for
an FXSDN interface (ABCD = 0000).
FXOD-idle
FXSD-busy The signaling bits transmitted to the cross-connected
T1 interface during a CGA represent the busy state
for a n FXS DN in ter face (ABC D = 1111) .
FXOD-busy