TM
MAIN SPECIFICATION
INTERFACE
Parallel Interface
25 pin Female
Pin | Signal Name | I/O | Function | |||
# |
|
|
|
|
| |
|
|
|
|
| Signals when data is ready to be read. Signal goes | |
1 | STROBE | I | from HIGH to LOW (for at least 0.5 microsec.) when | |||
|
|
|
|
| data is available. | |
|
|
|
|
| This signal provides the information of the first bit | |
2 | DATA 0 | I | (LSB) of parallel data. The signal is at HIGH level | |||
|
|
|
|
| for a logical 1 and at a LOW level for a logical 0. | |
|
|
|
|
| This signal provides the information of d1 the | |
3 | DATA 1 | I | second bit of parallel data. The signal is at HIGH | |||
level for a logical 1 and at a LOW level for a logical | ||||||
|
|
|
|
| ||
|
|
|
|
| 0. | |
|
|
|
|
| This signal provides the information of d2 the third | |
4 | DATA 2 | I | bit of parallel data. The signal is at HIGH level for a | |||
|
|
|
|
| logical 1 and at a LOW level for a logical 0. | |
|
|
|
|
| This signal provides the information of d3 the fourth | |
5 | DATA 3 | I | bit of parallel data. The signal is at HIGH level for a | |||
|
|
|
|
| logical 1 and at a LOW level for a logical 0. | |
|
|
|
|
| This signal provides the information of d4 the fifth | |
6 | DATA 4 | I | bit of parallel data. The signal is at HIGH level for a | |||
|
|
|
|
| logical 1 and at a LOW level for a logical 0. | |
|
|
|
|
| This signal provides the information of d5 the sixth | |
7 | DATA 5 | I | bit of parallel data. The signal is at HIGH level for a | |||
|
|
|
|
| logical 1 and at a LOW level for a logical 0. | |
|
|
|
|
| This signal provides the information of d6 the | |
8 | DATA 6 | I | seventh bits of parallel data. The signal is at HIGH | |||
level for a logical 1 and at a LOW level for a logical | ||||||
|
|
|
|
| ||
|
|
|
|
| 0. | |
CHAP. 5 MAIN …
5 - 1
