HCS Has HR/W, Hrdya Hhwil | Texas Instruments TMS320C6457 guide

www.ti.com

HPI Operation

Figure 8. 16-Bit Multiplexed Mode Host Write Cycle Using HAS

HCS

HAS

HR/W

HCNTL[1:0]

Internal

HSTRB

HD[15:0]

Data 1

Data 2

HRDYA

HHWIL

HPI latches	HPI latches
control information	control information
	HPI latches	HPI latches
	data	data

ADepending on the type of write operation (HPID without autoincrementing, HPIA, HPIC, or HPID with autoincrementing) and the state of the FIFO, transitions on HRDY may or may not occur. For more information, see Section 3.9.

SPRUGK7A –March 2009 –Revised July 2010

Host Port Interface (HPI)

Page 19

Image 19

Texas Instruments TMS320C6457 manual HCS Has HR/W, Hrdya Hhwil

TMS320C6457 specifications

The Texas Instruments TMS320C6457 is a high-performance digital signal processor (DSP) designed for demanding applications in telecommunications, industrial control, and video processing. As part of the TMS320C6000 family, the C6457 combines advanced features with impressive processing capabilities, making it a popular choice among developers looking for efficient and robust solutions.

One of the key features of the TMS320C6457 is its architecture, which is based on the super Harvard architecture. This design separates program and data memory paths, allowing for parallel instruction execution. The C6457 operates at clock speeds of up to 1 GHz, enabling it to deliver peak performance of over 6,000 MIPS (Million Instructions Per Second) and 12,000 MADDs (Multiply-Accumulate operations per second). Such high throughput makes the C6457 suitable for real-time processing applications that require rapid data handling.

The C6457 DSP integrates a rich set of on-chip resources, including up to 1MB of on-chip SRAM, which serves as a fast cache for data and instructions. The device features multiple high-speed interfaces, such as 10/100/1000 Ethernet, Serial RapidIO, and PCI-Express, facilitating seamless connectivity with other devices and systems. Furthermore, the TMS320C6457 supports various communication protocols, allowing it to adapt to a wide range of application scenarios.

In terms of power efficiency, the TMS320C6457 is designed with sophisticated power management features. It includes dynamic voltage and frequency scaling, which adjust power consumption based on workload requirements without compromising performance. This capability is particularly valuable in battery-operated devices or environments where thermal management is critical.

The TMS320C6457 also benefits from extensive software support, including the Texas Instruments DSP/BIOS real-time operating system and Code Composer Studio integrated development environment. Developers can leverage these tools for efficient code development, debugging, and system optimization. Additionally, Texas Instruments provides a range of libraries and algorithms optimized for the C6457, facilitating rapid application development.

Overall, the Texas Instruments TMS320C6457 DSP stands out due to its robust architecture, high processing capabilities, comprehensive connectivity options, and power management features. These attributes make it a versatile solution for a broad spectrum of applications in digital signal processing, where performance and efficiency are paramount. As technology continues to advance, the TMS320C6457 remains a relevant and potent option for developers seeking to push the boundaries of digital signal processing.

Contents

Users Guide SPRUGK7A -March 2009 -Revised July HDS2 HDS1 HCS Appendix aHas List of Figures List of Tables Notational Conventions About This ManualRelated Documentation From Texas Instruments Introduction to the HPI Summary of the HPI Registers HPI Signals Summary of the HPI SignalsSummary of HPI Registers Hstrb HR/WI Hhwili Hasi Single-HPIA Mode Using the Address RegistersDual-HPIA Mode HPI Operation Host-HPI Signal Connections Hhwil HPI Configuration and Data Flow Available Host Data Strobe Pins Options for Connecting Host and HPI Data Strobe PinsHDS2, HDS1, and HCS Data Strobing and Chip Selection Cycle Type Access Types Selectable by the Hcntl SignalsCycle Types Selectable With the Hcntl and HR/W Signals HCNTL10 and HR/W Indicating the Cycle Type Has Forcing the HPI to Latch Control Information Early Hrdy a Hhwil HCS Has Hrdya Hhwil HCS Has HR/W Hstrb HR/W Performing a Multiplexed Access Without has Bit Multiplexed Mode Host Write Cycle With has Tied High Hardware Handshaking Using the HPI-Ready Hrdy Signal Single-Halfword Hpic Cycle in the 16-Bit Multiplexed Mode Hrdy Hrdy Behavior During 16-Bit Multiplexed Read Operations HR/W Hhwil Hrdy Behavior During 16-Bit Multiplexed Write Operations Hrdy Behavior During 32-Bit Multiplexed Read Operations Hpia Write HPID+ Reads Hrdy Behavior During 32-Bit Multiplexed Write OperationsHpia Write Hpid Read Hpia Write Hpid Write Hpia Write HPID+ Writes Polling the Hrdy Bit Software Handshaking Using the HPI Ready Hrdy Bit DSPINT=0 Interrupts Between the Host and the CPUDspint Bit Host-to-CPU Interrupts Hint Bit CPU-to-Host Interrupts CPU-to-Host Interrupt State Diagram Read Bursting FIFOs and Bursting Write Bursting Fifo Flush Conditions Fifo Behavior When a Hardware Reset or Software Reset Occurs Emulation Modes Emulation and Reset ConsiderationsSoftware Reset Considerations Hardware Reset Considerations Introduction HPI RegistersHost Port Interface HPI Registers Soft Power and Emulation Management Register PwremumgmtSoft Free R/W-0 R/W-0 Bit Field Value Description Host Port Interface Control Register Hpic HPID/HPIC/HPIAR/HPIAW DualhpiaFetch For host write cycle Address Host Port Interface Address Registers Hpiaw and HpiarBit Field Value Description 31-0 HPI data Data Register HpidData Register Hpid Field Descriptions Data TMS320C6457 HPI Revision History Appendix a Revision HistorySeeAdditions/Modifications/Deletions Rfid Products Applications