Csel | Transcend Information TS32M~1GCF80 specs

TS32M~1GCF80					80X CompactFlash Card


-CD1, -CD2			O	26,25	These Card Detect pins are connected to ground on the CompactFlash Storage
(PC Card Memory Mode)					Card. They are used by the host to determine that the CompactFlash Storage
					Card is fully inserted into its socket.
-CD1, -CD2					This signal is the same for all modes.
(PC Card I/O Mode)
-CD1, -CD2					This signal is the same for all modes.
(True IDE Mode)

	Signal Name		Dir.	Pin	Description

-CE1, -CE2			I	7,32	These input signals are used both to select the card and to indicate to the card
-CE1, -CE2			I	7,32	whether a byte or a word operation is being performed. -CE2 always accesses

(PC Card Memory Mode)					the odd byte of the word.-CE1 accesses the even byte or the Odd byte of the
Card Enable					word depending on A0 and -CE2. A multiplexing scheme based on A0,-CE1,
					-CE2 allows 8 bit hosts to access all data on D0-D7. See Table 27, Table 29,
					Table 31, Table 35, Table 36 and Table 37.
-CE1, -CE2					This signal is the same as the PC Card Memory Mode signal.
-CE1, -CE2
(PC Card I/O Mode)
Card Enable
-CS0, -CS1					In the True IDE Mode, -CS0 is the address range select for the task file
-CS0, -CS1					registers while -CS1 is used to select the Alternate Status Register and the
(True IDE Mode)
(True IDE Mode)					Device Control Register.
					Device Control Register.
					While –DMACK is asserted, -CS0 and –CS1 shall be held negated and the
					width of the transfers shall be 16 bits.

-CSEL			I	39	This signal is not used for this mode, but should be connected by the host to PC
(PC Card Memory Mode)					Card A25 or grounded by the host.
-CSEL					This signal is not used for this mode, but should be connected by the host to PC
(PC Card I/O Mode)					Card A25 or grounded by the host.
-CSEL					This internally pulled up signal is used to configure this device as a Master or a
(True IDE Mode)					Slave when configured in the True IDE Mode.
					When this pin is grounded, this device is configured as a Master.
					When the pin is open, this device is configured as a Slave.

Transcend Information Inc.

8

V1.1

Image 8

Transcend Information TS32M~1GCF80 dimensions Csel

Contents

Placement Feature DimensionsDescription 80X CompactFlash Card Ordering Information CHS and Capacity Compactflash Card Specification Block Diagram PC Card Memory Mode PC Card I/O Mode True IDE Mode4 Electrical Interface Pin Assignment and Pin Type V1.1 Signal Description Signal Name Dir Pin Description Csel V1.1 Iord REG True IDE Mode As Iordy Electrical Specification Input Leakage Current Input Characteristics CompactFlash interface I/O at Parameter Symbol Min Max Unit Remark Parameter Min Max Unit Output Drive Type Output Drive Characteristics Signal Interface Signal Card Host TS32M~1GCF8080X CompactFlash Card 150 μ a high state per socket Figure Attribute Memory Read Timing Diagram Attribute Memory Read Timing Configuration Register Attribute Memory Write Timing Min Max Symbol Common Memory Read Timing SpecificationCycle Time Mode 250 ns 120 ns 100 ns 80 ns Common Memory Write Timing Specification Min Symbol I/O Input Read Timing Specification 80X CompactFlash Card 10 I/O Output Write Timing Specification Cycle Time Mode 255 ns 120 ns 100 ns 80 ns True IDE PIO Mode Read/Write Timing Specification Mode V1.1 True IDE Multiword DMA Mode Read/Write Timing Specification Card Configuration Multiple Function CompactFlash Storage CardsCE2 CE1 A10 A8-A4 CE2 CE1 A10 D15-D8 D7-D0 Function ModeAttribute Memory Function Table CompactFlash Storage Card Configurations Configuration Option RegisterBase + 00h in Attribute Memory Pin Replacement Register Base + 04h in Attribute Memory Table Pin Replacement Changed Bit/Mask Bit Values Socket and Copy Register Base + 06h in Attribute Memory I/O Transfer Function True IDE Mode I/O Transfer Function Table Pcmcia Mode I/O FunctionCommon Memory Transfer Function Function Code V1.1 Table I/O Configurations CF-ATA Drive Register Set Definition and Protocol I/O Primary and Secondary Address Configurations Table Primary and Secondary I/O Decoding Contiguous I/O Mapped Addressing Table Contiguous I/O Decoding Memory Mapped Addressing Data Register Address 1F0h170hOffset 0,8,9 True IDE Mode AddressingCF-ATA Registers Error Register Address 1F1h171h Offset 1, 0Dh Read Only Table Data Register Access Feature Register Address 1F1h171h Offset 1, 0Dh Write Only Sector Count Register Address 1F2h172h OffsetSector Number LBA 7-0 Register Address 1F3h173h Offset Cylinder Low LBA 15-8 Register Address 1F4h174h Offset Device Control Register Address 3F6h376h Offset Eh Figure Status & Alternate Status Register Card Drive Address Register Address 3F7h377h Offset Fh Figure Device Control Register CF-ATA Command Description CF-ATA Command Set LBA Definitions Check Power Mode 98h or E5h Execute Drive Diagnostic 90hBit Command Cyl High Cyl Low Sec Num Sec Cnt Feature Erase Sectors C0h Format Track 50hDrive Head LBA Cyl High Sec Num LBA Sec Cnt Bytes Word Default Total Data Field Type InformationIdentify Device Ech Total Data Field Type Information Word 0 General Configuration Word 1 Default Number of CylindersWord 3 Default Number of Heads Word 6 Default Number of Sectors per Track Word 49 Capabilities Bit 13 Standby Timer PIO Data Transfer Cycle Timing ModeMultiple Sector Setting Total Sectors Addressable in LBA Mode Multiword DMA transfer Word 64 Advanced PIO transfer modes supportedWord 65 Minimum Multiword DMA transfer cycle time Recommended Multiword DMA transfer cycle time Word 68 Minimum PIO transfer cycle time with Iordy Words 82-84 Features/command sets supportedWords 85-87 Features/command sets enabled Word 128 Security Status Bit 8 Security Level Word 91 Advanced power management level valueWord 89 Time required for Security erase unit completion Additional Requirements for CF Advanced Timing Modes Word 160 Power Requirement DescriptionValue Maximum PIO mode timing selected Value Maximum Multiword DMA timing mode supported Value Current PIO timing mode selectedValue Current Multiword DMA timing mode selected Value Maximum Pcmcia IO timing mode Supported Drive Cyl High Cyl Low Sec Num Sec Cnt Feature Idle 97h or E3hIdle Immediate 95h or E1h Initialize Drive Parameters 91h Read Buffer E4h Read DMA C8h Read Multiple C4h Read Sectors 20h or 21h Read Verify Sectors 40h or 41h Recalibrate 1Xh Request Sense 03h Table Extended Error Codes Seek 7Xh Set Features EFh Table Feature Supported Set Multiple Mode C6h Set Sleep Mode- 99h or E6h Standby 96h or E2h TableTranslate Sector Information Standby Immediate 94h or E0hTranslate Sector 87h Write DMA CAh Wear Level F5hWrite Buffer E8h Write Multiple Command C5h Write Multiple without Erase CDh Write Sectors 30h or 31h Write Sectors without Erase 38h Write Verify 3Ch 80X CompactFlash Card Error Posting BBK UNC Idnf Abrt Amnf Drdy DWF DSC Corr ERR Address Data Description of Contents CIS function CIS Description Address Data 5 4 Description of Contents CIS function Cistplconfig V1.1 MS IR IO RO a Address Data 5 4 3 2 1 Description of Contents CIS function Irqn LS AS NR RO a T