Inova ICP-PII user manual Configuration Con Tents

Page 25

ICP-PIIIConfiguration

®CompactPCI

Configuration

Configuration Con-

tents

2.0

Memory Map

2-2

Figure 2.00 System Architecture

2-2

Table 2.00 UMB Reservations for ISA

2-3

Table 2.01 Port Addressing

2-3

2.1

I/O Mapped Peripherals

2-4

Table 2.10 Legacy I/O Map (ISA Compatible)

2-4

2.2

Memory Mapped Peripherals ..... 2-5

2.3

Interrupt Routing

2-5

Table 2.30 PC-AT Interrupt Definitions

2-6

2.4

Inova PIII Device List

2-7

Table 2.40 Legacy I/O Map (ISA Compatible)

2-7

2.5

Interrupt Configuration

2-8

Table 2.50 CompactPCI Bus Interrupts

2-8

2.6

Timer / Counter

2-9

2.7

Watchdog

2-9

2

Doc. PD00581013.004

©2002 Inova Computers GmbH

Page2-1

Image 25
Contents ICP-PIII USA Contents PrefaceICP-PIII CompactPCI Backplane A1 IPB-FPE8 CPU Extension B1 IPM-ATA CPU Extension Unpacking and Special Handling Instructions Revision History ICP-PIIIPreface Revision HistoryThree Year Limited Warranty Overview Contents ICP-PIII Peripherals InterfacingSoftware GraphicsMobile Piii SpecificationsCompactPCI CPU Family Processor CPU Speeds Multi-Processing Package ConfigurationVGA Linux SoftwareVentureCom WindowsVxWorks Windows CE36 OS-9 37 QNXHardware Block DiagramConnector Description Connector LocationDescription Interface Description & Location Front-Panel Features44 Front-Panel Options 45 Interfaces Interface PositionsConfiguration Con Tents Memory Map ConfigurationICP-PIIIPort Addressing UMB Reservations for ISA Start Address Finish AddressAddress Description I/O Mapped PeripheralsInterrupt Routing Memory Mapped PeripheralsInterrupt Request Interrupt Vector Function/Assignment Device Description PCI Interrupt Number Routing Inova Piii Device ListCompactPCI Interrupt ConfigurationTimer Function/Assignment Timer / CounterWatchdog This page has been left blank intentionally Page2-10 Interfaces Contents InterfacesICP-PIII CompactPCI Connector CompactPCI J1/J2 ConnectorICP-PIII Connector J1 and J2 Pin Nr Row a Row B Row C Row D Row E CompactPCI CLK6 GND CompactPCI CLK6 GND FWTPA+ Fwtpa HCS0# Option Rear I/OCompactPCI Backplane 10 Inova’s 32-Bit CompactPCI 8-Slot Backplane RH System Slot Interfaces Pin No Signal21 J7 & J12 Fast Ethernet 22 J17 VGA Interface Resolution 256 16.7M 23 J16 PanelLink Interface Pin No Signal24 GigaSTAR D-Sub Interface Pinout 11 GigaSTAR Interface 24 J16 GigaSTAR Interface25 J19 USB Interface 25 USB Interface Pinout 25 USB Connector Signals26 FireWire Interface Pinout 26 FireWire Connector Signals 26 J15 FireWire Interface27 J20 Infrared iRdA Interface 28 J20 Reset Button29 J14 Flash Interface 30 J18 Floppy Disk Interface31 CPU to IPB-FPE8 Connection Connecting the Piii to the Inova IPB-FPE8CompactPCI Connecting the Piii to the Inova ICP-HD-133 CPU to IPB-FPE12 Connection Connecting the Piii to the Inova IPB-FPE1234 CPU to IPB-FPE12 Connection 35 CPU to Slim-Line Floppy Disk Connection Connecting the Piii to the ICP-FD-1IPB-FPE8 A1.1 J11 Interface for COM1, Mouse & Keyboard A1 IPB-FPE8 CPU ExtensionA1.2 IPB-FPE8 & Front-panel 4HP or 8HP Pin J11 A1.3 Stand-Alone IPB-FPE8Description A1.4 IPB-FPE8MS Theme VariationA1.5 IPB-FPE8MS Description CompactPCIA1.7 Mouse Interface A1.6 Keyboard InterfaceA1.8 COM1 Interface CompactPCIThis page has been left blank intentionally PageA-8 ICP-HD B1.1 J11, J13 Interfaces B1 ICP-HD CPU ExtensionB1.2 ICP-HD-1 & Front-panel 4HP or 8HP Figure B1.3 IDE Carrier Board ICP-HD1 B1.3 IDE Carrier Board ICP-HD-1Figure B1.4 IDE Carrier ICP-HDE8MS B1.4 ICP-HDE8MS Theme VariationThen the COM2 on the IDE carriers Figure B1.5 Top & Bottom Views of the ICP-HDE8MS B1.5 ICP-HDE8MS DescriptionB1.7 Mouse Interface B1.6 Keyboard InterfaceB1.8 COM1 & COM 2 Interfaces Pin No Signal RS232IPM-ATA B1.1 J1 Interfaces B1 IPM-ATA CPU ExtensionKEY B1.1 J1 Interfaces ContdJumper J6 Compact FlashMaster Slave Jumper J7 MasterPcmcia Device in J5 Jumper J8 Master B1.4 IPM-ATA-PCMCIATest Position Compact Flash Card Jumper Result B1.5 Device CompatibilityThis page has been left blank intentionally PageB-8 IPB-FPE12 C1.1 J13 Interface for LPT1 & COM2 C1 IPB-FPE12 CPU ExtensionC1.2 IPB-FPE12 & Front-panel 4HP or 12HP J13 C1.3 LPT1 & COM2 PiggybackTable C1.3 IPB-FPE12 Connector Description Figure C1.6 LPT1 Interface Pinout C1.4 LPT1 InterfaceC1.5 COM2 Interface IPB-RIO D1 IPB-RIO CPU Extension Appendix DHard Disk J10 Hard Disk J9 Rear I/O C D1.3 IPB-RIO-C-SHORTD1.4 IPB-RIO-C-80MM This page has been left blank intentionally PageD-6