Texas Instruments TMS320C6457 manual HCNTL10 and HR/W Indicating the Cycle Type

Page 16

HPI Operation

 

www.ti.com

 

 

 

3.4HCNTL[1:0] and HR/W: Indicating the Cycle Type

The cycle type consists of:

The access type selected by the host by driving the appropriate levels on the HCNTL[1:0] pins of the HPI. Table 4 describes the four available access types.

The transfer direction that the host selects with the HR/W pin. The host must drive the HR/W signal high (read) or low (write).

Table 5 summarizes the cycle types. The HPI samples the HCNTL levels either at the falling edge of HAS (if HAS is used) or at the falling edge of the internal strobe signal HSTRB (if HAS is not used or is tied high).

CAUTION

Note that the encoding of HCNTL0 and HCNTL1 for the different types of HPI accesses varies on many TI DSPs; therefore, you should use caution to ensure that the correct encoding of these inputs is used for your device. The encoding of these signals as described in this document applies only to C6457 DSPs.

Table 4. Access Types Selectable by the HCNTL Signals

HCNTL1

HCNTL0

Description

0

0

HPIC access. The host requests to access the HPI control register

 

 

(HPIC).

0

1

HPID access with autoincrementing. The host requests to access the

 

 

HPI data register (HPID) and to have the appropriate HPI address

 

 

register (HPIAR and/or HPIAW) automatically incremented by 1 after

 

 

the access.

1

0

HPIA access. The host requests to access the appropriate HPI

 

 

address register (HPIAR and/or HPIAW).

1

1

HPID access without autoincrementing. The host requests to access

 

 

the HPI data register (HPID) but requests no automatic

 

 

post-increment of the HPI address register.

 

 

 

Table 5. Cycle Types Selectable With the HCNTL and HR/W Signals

 

 

 

 

 

HCNTL1

HCNTL0

HR/W

Cycle Type

0

0

0

 

HPIC write cycle

0

0

1

 

HPIC read cycle

0

1

0

 

HPID write cycle with autoincrementing

0

1

1

 

HPID read cycle with autoincrementing

1

0

0

 

HPIA write cycle

1

0

1

 

HPIA read cycle

1

1

0

 

HPID write cycle without

 

 

 

 

autoincrementing

1

1

1

 

HPID read cycle without

 

 

 

 

autoincrementing

 

 

 

 

 

16

Host Port Interface (HPI)

SPRUGK7A –March 2009 –Revised July 2010

Copyright © 2009–2010, Texas Instruments Incorporated

Image 16
Contents Users Guide SPRUGK7A -March 2009 -Revised July HDS2 HDS1 HCS Appendix aHas List of Figures List of Tables Notational Conventions About This ManualRelated Documentation From Texas Instruments Introduction to the HPI Summary of the HPI Registers HPI Signals Summary of the HPI SignalsSummary of HPI Registers HR/WI Hhwili Hasi HstrbSingle-HPIA Mode Using the Address RegistersDual-HPIA Mode Host-HPI Signal Connections HPI OperationHhwil HPI Configuration and Data Flow Available Host Data Strobe Pins Options for Connecting Host and HPI Data Strobe PinsHDS2, HDS1, and HCS Data Strobing and Chip Selection Access Types Selectable by the Hcntl Signals Cycle Types Selectable With the Hcntl and HR/W SignalsHCNTL10 and HR/W Indicating the Cycle Type Cycle TypeHas Forcing the HPI to Latch Control Information Early HCS Has Hrdy a HhwilHCS Has HR/W Hrdya HhwilPerforming a Multiplexed Access Without has Hstrb HR/WBit Multiplexed Mode Host Write Cycle With has Tied High Single-Halfword Hpic Cycle in the 16-Bit Multiplexed Mode Hardware Handshaking Using the HPI-Ready Hrdy SignalHrdy Behavior During 16-Bit Multiplexed Read Operations HrdyHrdy Behavior During 16-Bit Multiplexed Write Operations HR/W HhwilHrdy Behavior During 32-Bit Multiplexed Read Operations Hrdy Behavior During 32-Bit Multiplexed Write Operations Hpia WriteHpid Read Hpia Write HPID+ ReadsHpia Write Hpid Write Hpia Write HPID+ Writes Software Handshaking Using the HPI Ready Hrdy Bit Polling the Hrdy BitInterrupts Between the Host and the CPU Dspint Bit Host-to-CPU InterruptsHint Bit CPU-to-Host Interrupts DSPINT=0CPU-to-Host Interrupt State Diagram FIFOs and Bursting Read BurstingWrite Bursting Fifo Behavior When a Hardware Reset or Software Reset Occurs Fifo Flush ConditionsEmulation and Reset Considerations Software Reset ConsiderationsHardware Reset Considerations Emulation ModesIntroduction HPI RegistersHost Port Interface HPI Registers Power and Emulation Management Register Pwremumgmt Soft Free R/W-0 R/W-0Bit Field Value Description SoftHost Port Interface Control Register Hpic Dualhpia FetchFor host write cycle HPID/HPIC/HPIAR/HPIAWAddress Host Port Interface Address Registers Hpiaw and HpiarBit Field Value Description 31-0 Data Register Hpid Data Register Hpid Field DescriptionsData HPI dataTMS320C6457 HPI Revision History Appendix a Revision HistorySeeAdditions/Modifications/Deletions Products Applications Rfid

TMS320C6457 specifications

The Texas Instruments TMS320C6457 is a high-performance digital signal processor (DSP) designed for demanding applications in telecommunications, industrial control, and video processing. As part of the TMS320C6000 family, the C6457 combines advanced features with impressive processing capabilities, making it a popular choice among developers looking for efficient and robust solutions.

One of the key features of the TMS320C6457 is its architecture, which is based on the super Harvard architecture. This design separates program and data memory paths, allowing for parallel instruction execution. The C6457 operates at clock speeds of up to 1 GHz, enabling it to deliver peak performance of over 6,000 MIPS (Million Instructions Per Second) and 12,000 MADDs (Multiply-Accumulate operations per second). Such high throughput makes the C6457 suitable for real-time processing applications that require rapid data handling.

The C6457 DSP integrates a rich set of on-chip resources, including up to 1MB of on-chip SRAM, which serves as a fast cache for data and instructions. The device features multiple high-speed interfaces, such as 10/100/1000 Ethernet, Serial RapidIO, and PCI-Express, facilitating seamless connectivity with other devices and systems. Furthermore, the TMS320C6457 supports various communication protocols, allowing it to adapt to a wide range of application scenarios.

In terms of power efficiency, the TMS320C6457 is designed with sophisticated power management features. It includes dynamic voltage and frequency scaling, which adjust power consumption based on workload requirements without compromising performance. This capability is particularly valuable in battery-operated devices or environments where thermal management is critical.

The TMS320C6457 also benefits from extensive software support, including the Texas Instruments DSP/BIOS real-time operating system and Code Composer Studio integrated development environment. Developers can leverage these tools for efficient code development, debugging, and system optimization. Additionally, Texas Instruments provides a range of libraries and algorithms optimized for the C6457, facilitating rapid application development.

Overall, the Texas Instruments TMS320C6457 DSP stands out due to its robust architecture, high processing capabilities, comprehensive connectivity options, and power management features. These attributes make it a versatile solution for a broad spectrum of applications in digital signal processing, where performance and efficiency are paramount. As technology continues to advance, the TMS320C6457 remains a relevant and potent option for developers seeking to push the boundaries of digital signal processing.