Texas Instruments TMS320C6457 manual Appendix a, HDS2 HDS1 HCS, Has

Page 3

Preface

 

 

 

 

 

 

 

 

 

 

 

 

 

6

1

Introduction to the HPI

7

 

1.1

 

Summary of the HPI Registers

8

 

1.2

 

Summary of the HPI Signals

9

2

Using the Address Registers

11

 

2.1

 

Single-HPIA Mode

11

 

2.2

 

Dual-HPIA Mode

11

3

HPI Operation

12

 

3.1

 

Host-HPI Signal Connections

12

 

3.2

 

HPI Configuration and Data Flow

14

 

3.3

 

 

 

 

and

 

Data Strobing and Chip Selection

15

 

 

HDS2,

HDS1,

HCS:

 

3.4

 

 

 

 

 

 

 

 

Indicating the Cycle Type

16

 

 

HCNTL[1:0] and HR/W:

 

 

3.5

 

HHWIL: Identifying the First and Second Halfwords in 16-Bit Multiplexed Mode

17

 

3.6

 

 

Forcing the HPI to Latch Control Information Early

17

 

 

HAS:

 

3.7

 

Performing a Multiplexed Access Without

 

 

20

 

HAS

 

3.8

 

Single-Halfword HPIC Cycle in the 16-Bit Multiplexed Mode

22

 

3.9

 

Hardware Handshaking Using the HPI-Ready

 

Signal

22

 

(HRDY)

4

Software Handshaking Using the HPI Ready (HRDY) Bit

29

 

4.1

 

Polling the HRDY Bit

29

5

Interrupts Between the Host and the CPU

30

 

5.1

 

DSPINT Bit: Host-to-CPU Interrupts

30

 

5.2

 

HINT Bit: CPU-to-Host Interrupts

30

6

FIFOs and Bursting

32

 

6.1

 

Read Bursting

32

 

6.2

 

Write Bursting

33

 

6.3

 

FIFO Flush Conditions

34

 

6.4

 

FIFO Behavior When a Hardware Reset or Software Reset Occurs

34

7

Emulation and Reset Considerations

35

 

7.1

 

Emulation Modes

35

 

7.2

 

Software Reset Considerations

35

 

7.3

 

Hardware Reset Considerations

35

8

HPI Registers

36

 

8.1

 

Introduction

36

 

8.2

 

Power and Emulation Management Register (PWREMU_MGMT)

37

 

8.3

 

Host Port Interface Control Register (HPIC)

38

 

8.4

 

Host Port Interface Address Registers (HPIAW and HPIAR)

40

 

8.5

 

Data Register (HPID)

41

Appendix A

Revision History

42

SPRUGK7A –March 2009 –Revised July 2010

Table of Contents

3

Copyright © 2009–2010, Texas Instruments Incorporated

Image 3
Contents Users Guide SPRUGK7A -March 2009 -Revised July Appendix a HDS2 HDS1 HCSHas List of Figures List of Tables About This Manual Notational ConventionsRelated Documentation From Texas Instruments Introduction to the HPI Summary of the HPI Registers Summary of the HPI Signals HPI SignalsSummary of HPI Registers Hstrb HR/WI Hhwili HasiUsing the Address Registers Single-HPIA ModeDual-HPIA Mode HPI Operation Host-HPI Signal ConnectionsHhwil HPI Configuration and Data Flow Options for Connecting Host and HPI Data Strobe Pins Available Host Data Strobe PinsHDS2, HDS1, and HCS Data Strobing and Chip Selection Cycle Type Access Types Selectable by the Hcntl SignalsCycle Types Selectable With the Hcntl and HR/W Signals HCNTL10 and HR/W Indicating the Cycle TypeHas Forcing the HPI to Latch Control Information Early Hrdy a Hhwil HCS HasHrdya Hhwil HCS Has HR/WHstrb HR/W Performing a Multiplexed Access Without hasBit Multiplexed Mode Host Write Cycle With has Tied High Hardware Handshaking Using the HPI-Ready Hrdy Signal Single-Halfword Hpic Cycle in the 16-Bit Multiplexed ModeHrdy Hrdy Behavior During 16-Bit Multiplexed Read OperationsHR/W Hhwil Hrdy Behavior During 16-Bit Multiplexed Write OperationsHrdy Behavior During 32-Bit Multiplexed Read Operations Hpia Write HPID+ Reads Hrdy Behavior During 32-Bit Multiplexed Write OperationsHpia Write Hpid ReadHpia Write Hpid Write Hpia Write HPID+ Writes Polling the Hrdy Bit Software Handshaking Using the HPI Ready Hrdy BitDSPINT=0 Interrupts Between the Host and the CPUDspint Bit Host-to-CPU Interrupts Hint Bit CPU-to-Host InterruptsCPU-to-Host Interrupt State Diagram Read Bursting FIFOs and BurstingWrite Bursting Fifo Flush Conditions Fifo Behavior When a Hardware Reset or Software Reset OccursEmulation Modes Emulation and Reset ConsiderationsSoftware Reset Considerations Hardware Reset ConsiderationsHPI Registers IntroductionHost Port Interface HPI Registers Soft Power and Emulation Management Register PwremumgmtSoft Free R/W-0 R/W-0 Bit Field Value DescriptionHost Port Interface Control Register Hpic HPID/HPIC/HPIAR/HPIAW DualhpiaFetch For host write cycleHost Port Interface Address Registers Hpiaw and Hpiar AddressBit Field Value Description 31-0 HPI data Data Register HpidData Register Hpid Field Descriptions DataAppendix a Revision History TMS320C6457 HPI Revision HistorySeeAdditions/Modifications/Deletions Rfid Products Applications

TMS320C6457 specifications

The Texas Instruments TMS320C6457 is a high-performance digital signal processor (DSP) designed for demanding applications in telecommunications, industrial control, and video processing. As part of the TMS320C6000 family, the C6457 combines advanced features with impressive processing capabilities, making it a popular choice among developers looking for efficient and robust solutions.

One of the key features of the TMS320C6457 is its architecture, which is based on the super Harvard architecture. This design separates program and data memory paths, allowing for parallel instruction execution. The C6457 operates at clock speeds of up to 1 GHz, enabling it to deliver peak performance of over 6,000 MIPS (Million Instructions Per Second) and 12,000 MADDs (Multiply-Accumulate operations per second). Such high throughput makes the C6457 suitable for real-time processing applications that require rapid data handling.

The C6457 DSP integrates a rich set of on-chip resources, including up to 1MB of on-chip SRAM, which serves as a fast cache for data and instructions. The device features multiple high-speed interfaces, such as 10/100/1000 Ethernet, Serial RapidIO, and PCI-Express, facilitating seamless connectivity with other devices and systems. Furthermore, the TMS320C6457 supports various communication protocols, allowing it to adapt to a wide range of application scenarios.

In terms of power efficiency, the TMS320C6457 is designed with sophisticated power management features. It includes dynamic voltage and frequency scaling, which adjust power consumption based on workload requirements without compromising performance. This capability is particularly valuable in battery-operated devices or environments where thermal management is critical.

The TMS320C6457 also benefits from extensive software support, including the Texas Instruments DSP/BIOS real-time operating system and Code Composer Studio integrated development environment. Developers can leverage these tools for efficient code development, debugging, and system optimization. Additionally, Texas Instruments provides a range of libraries and algorithms optimized for the C6457, facilitating rapid application development.

Overall, the Texas Instruments TMS320C6457 DSP stands out due to its robust architecture, high processing capabilities, comprehensive connectivity options, and power management features. These attributes make it a versatile solution for a broad spectrum of applications in digital signal processing, where performance and efficiency are paramount. As technology continues to advance, the TMS320C6457 remains a relevant and potent option for developers seeking to push the boundaries of digital signal processing.