Texas Instruments TMS320C6457 manual Introduction, Host Port Interface HPI Registers

Page 36

HPI Registers

www.ti.com

8 HPI Registers

8.1Introduction

Table 6 lists the memory-mapped registers for the Host Port Interface (HPI). See the device-specific data manual for the memory address of these registers.

Table 6. Host Port Interface (HPI) Registers

Offset	Acronym	Register Description	See
0004h	PWREMU_MGMT	Power and Emulation Management Register	Section 8.2
0030h	HPIC	Host Port Interface Control Register	Section 8.3
0034h	HPIAW	Host Port Interface Address Register (Write)	Section 8.4
0038h	HPIAR	Host Port Interface Address Register (Read)	Section 8.4
None	HPID	Data Register	Section 8.5

Host Port Interface (HPI)

SPRUGK7A –March 2009 –Revised July 2010

Image 36

Contents Users Guide SPRUGK7A -March 2009 -Revised July Appendix a HDS2 HDS1 HCSHas List of Figures List of Tables About This Manual Notational ConventionsRelated Documentation From Texas Instruments Introduction to the HPI Summary of the HPI Registers Summary of the HPI Signals HPI SignalsSummary of HPI Registers HR/WI Hhwili Hasi HstrbUsing the Address Registers Single-HPIA ModeDual-HPIA Mode Host-HPI Signal Connections HPI OperationHhwil HPI Configuration and Data Flow Options for Connecting Host and HPI Data Strobe Pins Available Host Data Strobe PinsHDS2, HDS1, and HCS Data Strobing and Chip Selection Access Types Selectable by the Hcntl Signals Cycle Types Selectable With the Hcntl and HR/W SignalsHCNTL10 and HR/W Indicating the Cycle Type Cycle TypeHas Forcing the HPI to Latch Control Information Early HCS Has Hrdy a HhwilHCS Has HR/W Hrdya HhwilPerforming a Multiplexed Access Without has Hstrb HR/WBit Multiplexed Mode Host Write Cycle With has Tied High Single-Halfword Hpic Cycle in the 16-Bit Multiplexed Mode Hardware Handshaking Using the HPI-Ready Hrdy SignalHrdy Behavior During 16-Bit Multiplexed Read Operations HrdyHrdy Behavior During 16-Bit Multiplexed Write Operations HR/W HhwilHrdy Behavior During 32-Bit Multiplexed Read Operations Hrdy Behavior During 32-Bit Multiplexed Write Operations Hpia WriteHpid Read Hpia Write HPID+ ReadsHpia Write Hpid Write Hpia Write HPID+ Writes Software Handshaking Using the HPI Ready Hrdy Bit Polling the Hrdy BitInterrupts Between the Host and the CPU Dspint Bit Host-to-CPU InterruptsHint Bit CPU-to-Host Interrupts DSPINT=0CPU-to-Host Interrupt State Diagram FIFOs and Bursting Read BurstingWrite Bursting Fifo Behavior When a Hardware Reset or Software Reset Occurs Fifo Flush ConditionsEmulation and Reset Considerations Software Reset ConsiderationsHardware Reset Considerations Emulation ModesHPI Registers IntroductionHost Port Interface HPI Registers Power and Emulation Management Register Pwremumgmt Soft Free R/W-0 R/W-0Bit Field Value Description SoftHost Port Interface Control Register Hpic Dualhpia FetchFor host write cycle HPID/HPIC/HPIAR/HPIAWHost Port Interface Address Registers Hpiaw and Hpiar AddressBit Field Value Description 31-0 Data Register Hpid Data Register Hpid Field DescriptionsData HPI dataAppendix a Revision History TMS320C6457 HPI Revision HistorySeeAdditions/Modifications/Deletions Products Applications Rfid

TMS320C6457 specifications

The Texas Instruments TMS320C6457 is a high-performance digital signal processor (DSP) designed for demanding applications in telecommunications, industrial control, and video processing. As part of the TMS320C6000 family, the C6457 combines advanced features with impressive processing capabilities, making it a popular choice among developers looking for efficient and robust solutions.

One of the key features of the TMS320C6457 is its architecture, which is based on the super Harvard architecture. This design separates program and data memory paths, allowing for parallel instruction execution. The C6457 operates at clock speeds of up to 1 GHz, enabling it to deliver peak performance of over 6,000 MIPS (Million Instructions Per Second) and 12,000 MADDs (Multiply-Accumulate operations per second). Such high throughput makes the C6457 suitable for real-time processing applications that require rapid data handling.

The C6457 DSP integrates a rich set of on-chip resources, including up to 1MB of on-chip SRAM, which serves as a fast cache for data and instructions. The device features multiple high-speed interfaces, such as 10/100/1000 Ethernet, Serial RapidIO, and PCI-Express, facilitating seamless connectivity with other devices and systems. Furthermore, the TMS320C6457 supports various communication protocols, allowing it to adapt to a wide range of application scenarios.

In terms of power efficiency, the TMS320C6457 is designed with sophisticated power management features. It includes dynamic voltage and frequency scaling, which adjust power consumption based on workload requirements without compromising performance. This capability is particularly valuable in battery-operated devices or environments where thermal management is critical.

The TMS320C6457 also benefits from extensive software support, including the Texas Instruments DSP/BIOS real-time operating system and Code Composer Studio integrated development environment. Developers can leverage these tools for efficient code development, debugging, and system optimization. Additionally, Texas Instruments provides a range of libraries and algorithms optimized for the C6457, facilitating rapid application development.

Overall, the Texas Instruments TMS320C6457 DSP stands out due to its robust architecture, high processing capabilities, comprehensive connectivity options, and power management features. These attributes make it a versatile solution for a broad spectrum of applications in digital signal processing, where performance and efficiency are paramount. As technology continues to advance, the TMS320C6457 remains a relevant and potent option for developers seeking to push the boundaries of digital signal processing.