Cypress CY7C1473V25, CY7C1475V25, CY7C1471V25 Truth Table for Read/Write, Function BW b BW a

Page 12

CY7C1471V25

CY7C1473V25

CY7C1475V25

Truth Table for Read/Write

The read-write truth table for CY7C1471V25 follows.[2, 3, 9]

Function

WE

BW

A

BW

B

BW

C

BW

D

Read

H

X

X

X

X

Write No bytes written

L

H

H

H

H

Write Byte A – (DQA and DQPA)

L

L

H

H

H

Write Byte B – (DQB and DQPB)

L

H

L

H

H

Write Byte C – (DQC and DQPC)

L

H

H

L

H

Write Byte D – (DQD and DQPD)

L

H

H

H

L

Write All Bytes

L

L

L

L

L

Truth Table for Read/Write

The read-write truth table for CY7C1473V25 follows.[2, 3, 9]

Function
Function		WE			BWb			BWa
Read		H			X			X

Write – No Bytes Written		L			H			H

Write Byte a – (DQa and DQPa)		L			H			L
Write Byte b – (DQb and DQPb)		L			L			H
Write Both Bytes		L			L			L

Truth Table for Read/Write

The read-write truth table for CY7C1475V25 follows.[2, 3, 9]

Function							x
Function		WE			BW		x
Read		H				X

Write – No Bytes Written		L				H

Write Byte X − (DQx and DQPx)		L				L
Write All Bytes		L		All				= L
Write All Bytes		L		All		BW		= L

Note

9. Table lists only a partial listing of the byte write combinations. Any combination of BWX is valid. Appropriate write is based on which byte write is active.

Document #: 38-05287 Rev. *I

Page 12 of 32

[+] Feedback

Image 12

Contents Features Functional Description1Selection Guide 133 MHz 100 MHz UnitLogic Block Diagram CY7C1471V25 2M x Logic Block Diagram CY7C1473V25 4M xLogic Block Diagram CY7C1475V25 1M x Pin Configurations Pin Tqfp Pinout CY7C1471V25CY7C1473V25 CY7C1473V25 4M x ADV/LD Pin Definitions Single Read Accesses Burst Read AccessesSingle Write Accesses Functional OverviewInterleaved Burst Address Table Mode = Floating or VDD Linear Burst Address Table Mode = GNDZZ Mode Electrical Characteristics Truth Table Address OperationUsed Truth Table for Read/Write FunctionFunction BW b BW a TAP Controller State Diagram TAP Controller Block DiagramIeee 1149.1 Serial Boundary Scan Jtag TAP Registers TAP Instruction SetTAP Timing BypassTAP AC Switching Characteristics Parameter Description Min Max Unit ClockOutput Times Hold TimesTAP DC Electrical Characteristics And Operating Conditions 8V TAP AC Test Conditions5V TAP AC Test Conditions Scan Register Sizes Identification CodesRegister Name Bit Size Instruction Code DescriptionBoundary Scan Exit Order 2M x Boundary Scan Exit Order 4M xBit # Ball ID Boundary Scan Exit Order 1M x P10W10 V10Electrical Characteristics Maximum RatingsOperating Range Capacitance Thermal ResistanceAC Test Loads and Waveforms Switching Characteristics Setup TimesParameter Description 133 MHz 100 MHz Unit Min CENSwitching Waveforms RiteRead Address QA2Stall Stall NOPDON’T Care Ordering Information Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Issue Orig. Description of Change Date Document HistoryVKN VKN/AESA