Cypress CY7C1471V25, CY7C1473V25, CY7C1475V25 manual Vkn/Aesa

Page 32

CY7C1471V25

CY7C1473V25

CY7C1475V25

Document Title: CY7C1471V25/CY7C1473V25/CY7C1475V25, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture

Document Number: 38-05287

REV.

ECN NO.

Issue

Orig. of

Description of Change

Date

Change

 

 

 

 

 

 

 

 

*H

472335

See ECN

VKN

Corrected the typo in the pin configuration for 209-Ball FBGA pinout

 

 

 

 

(Corrected the ball name for H9 to VSS from VSSQ).

 

 

 

 

Added the Maximum Rating for Supply Voltage on VDDQ Relative to GND.

 

 

 

 

Changed tTH, tTL from 25 ns to 20 ns and tTDOV from 5 ns to 10 ns in TAP AC

 

 

 

 

Switching Characteristics table.

 

 

 

 

Updated the Ordering Information table.

*I

1274732

See ECN

VKN/AESA

Corrected typo in the “NOP, STALL and DESELECT Cycles” waveform

 

 

 

 

 

Document #: 38-05287 Rev. *I

Page 32 of 32

[+] Feedback

Image 32
Contents Features Functional Description1Selection Guide 133 MHz 100 MHz UnitLogic Block Diagram CY7C1471V25 2M x Logic Block Diagram CY7C1473V25 4M xLogic Block Diagram CY7C1475V25 1M x Pin Configurations Pin Tqfp Pinout CY7C1471V25CY7C1473V25 CY7C1473V25 4M x ADV/LD Pin Definitions Single Read Accesses Burst Read AccessesSingle Write Accesses Functional OverviewZZ Mode Electrical Characteristics Interleaved Burst Address Table Mode = Floating or VDDLinear Burst Address Table Mode = GND Used Truth TableAddress Operation Function BW b BW a Truth Table for Read/WriteFunction Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramTAP Controller Block Diagram TAP Registers TAP Instruction SetTAP Timing BypassTAP AC Switching Characteristics Parameter Description Min Max Unit ClockOutput Times Hold Times5V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions8V TAP AC Test Conditions Scan Register Sizes Identification CodesRegister Name Bit Size Instruction Code DescriptionBit # Ball ID Boundary Scan Exit Order 2M xBoundary Scan Exit Order 4M x Boundary Scan Exit Order 1M x P10W10 V10Operating Range Electrical CharacteristicsMaximum Ratings AC Test Loads and Waveforms CapacitanceThermal Resistance Switching Characteristics Setup TimesParameter Description 133 MHz 100 MHz Unit Min CENRead Switching WaveformsRite Address QA2Stall Stall NOPDON’T Care Ordering Information Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Issue Orig. Description of Change Date Document HistoryVKN VKN/AESA