Cypress CY7C1563V18 manual Logic Block Diagram CY7C1561V18, Logic Block Diagram CY7C1576V18, Doff

Page 2

CY7C1561V18, CY7C1576V18

CY7C1563V18, CY7C1565V18

Logic Block Diagram (CY7C1561V18)

D[7:0]

21Address

A(20:0) Register

K CLK

Gen.

DOFF

VREF
		Control


WPS
WPS		Logic
		Logic
NWS
NWS	[1:0]

Write

Reg

Decode

2M x

Decode

Write Add.

8 Array

Read Add.

Read Data Reg.

Reg.

Address	21	A(20:0)
Address		A(20:0)
Register

RPS

Control

Logic

				CQ
				CQ
	8		CQ
Reg.	8		CQ
	8	8

	8		Q[7:0]
	8
	8
			QVLD

Logic Block Diagram (CY7C1576V18)

D[8:0]

21Address

A(20:0) Register

K CLK

Gen.

DOFF

VREF
		Control


WPS
WPS		Logic
		Logic
BWS
BWS	[0]

Write

Reg

Decode

2M x

Decode

Write Add.

9 Array

Read Add.

Read Data Reg.

Reg.

Address	21	A(20:0)
Address		A(20:0)
Register

RPS

Control

Logic

				CQ
				CQ
			CQ
	9
Reg.	9
	9	9

	9		Q[8:0]
	9
	9
			QVLD

Document Number: 001-05384 Rev. *F

Page 2 of 28

[+] Feedback

Image 2

Contents Functional Description Features ConfigurationsSelection Guide Description 400 MHz 375 MHz 333 MHz 300 MHz UnitDoff Logic Block Diagram CY7C1561V18Logic Block Diagram CY7C1576V18 Logic Block Diagram CY7C1563V18 Logic Block Diagram CY7C1565V18CY7C1561V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1576V18 8M xCY7C1565V18 2M x CY7C1563V18 4M xWPS BWS Negative Input Clock Input Pin DefinitionsPin Name Pin Description TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagWrite Operations Functional OverviewRead Operations Byte Write OperationsDepth Expansion Valid Data Indicator QvldApplication Example Programmable ImpedanceOperation Truth TableWrite Cycle Descriptions CommentsDevice Write cycle description table for CY7C1576V18 followsWrite cycle description table for CY7C1565V18 follows Into the device. D359 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller followsTAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsInstruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump IDDLL Constraints Power Up Sequence in QDR-II+ SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics 300 MHz Automatic Power down Max VDD 400 MHzVDD Operating Supply VDD = Max 333 MHz Current Both Ports DeselectedThermal Resistance AC Electrical CharacteristicsCapacitance Parameter Description Test Conditions Max UnitParameter Min Max Switching CharacteristicsConsortium Description 400 MHz 375 MHz 333 MHz 300 MHz Unit HighSwitching Waveforms Read/Write/Deselect Sequence 31, 32Ordering Information 333 Package Diagram Ball Fbga 15 x 17 x 1.4 mmDocument History