Cypress CY7C1387F, CY7C1386F, CY7C1386D, CY7C1387D manual Operation Add. Used

Page 9

CY7C1386D, CY7C1386F

CY7C1387D, CY7C1387F

Truth Table [4, 5, 6, 7, 8]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Operation

Add. Used

 

CE1

CE2

 

CE3

ZZ

ADSP

 

 

ADSC

 

ADV

 

 

WRITE

 

OE

 

CLK

DQ

Deselect Cycle, Power Down

None

 

H

X

 

X

L

 

X

 

 

L

 

X

 

 

X

 

X

 

L-H

Tri-State

Deselect Cycle, Power Down

None

 

L

L

 

X

L

 

L

 

 

X

 

X

 

 

X

 

X

 

L-H

Tri-State

Deselect Cycle, Power Down

None

 

L

X

 

H

L

 

L

 

 

X

 

X

 

 

X

 

X

 

L-H

Tri-State

Deselect Cycle, Power Down

None

 

L

L

 

X

L

 

H

 

 

L

 

X

 

 

X

 

X

 

L-H

Tri-State

Deselect Cycle, Power Down

None

 

L

X

 

H

L

 

H

 

 

L

 

X

 

 

X

 

X

 

L-H

Tri-State

Sleep Mode, Power Down

None

 

X

X

 

X

H

 

X

 

 

X

 

X

 

 

X

 

X

 

X

Tri-State

Read Cycle, Begin Burst

External

 

L

H

 

L

L

 

L

 

 

X

 

X

 

 

X

 

L

 

L-H

Q

Read Cycle, Begin Burst

External

 

L

H

 

L

L

 

L

 

 

X

 

X

 

 

X

 

H

 

L-H

Tri-State

Write Cycle, Begin Burst

External

 

L

H

 

L

L

 

H

 

 

L

 

X

 

 

L

 

X

 

L-H

D

Read Cycle, Begin Burst

External

 

L

H

 

L

L

 

H

 

 

L

 

X

 

 

H

 

L

 

L-H

Q

Read Cycle, Begin Burst

External

 

L

H

 

L

L

 

H

 

 

L

 

X

 

 

H

 

H

 

L-H

Tri-State

Read Cycle, Continue Burst

Next

 

X

X

 

X

L

 

H

 

 

H

 

L

 

 

H

 

L

 

L-H

Q

Read Cycle, Continue Burst

Next

 

X

X

 

X

L

 

H

 

 

H

 

L

 

 

H

 

H

 

L-H

Tri-State

Read Cycle, Continue Burst

Next

 

H

X

 

X

L

 

X

 

 

H

 

L

 

 

H

 

L

 

L-H

Q

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Cycle, Continue Burst

Next

 

H

X

 

X

L

 

X

 

 

H

 

L

 

 

H

 

H

 

L-H

Tri-State

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Write Cycle, Continue Burst

Next

 

X

X

 

X

L

 

H

 

 

H

 

L

 

 

L

 

X

 

L-H

D

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Write Cycle, Continue Burst

Next

 

H

X

 

X

L

 

X

 

 

H

 

L

 

 

L

 

X

 

L-H

D

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Cycle, Suspend Burst

Current

 

X

X

 

X

L

 

H

 

 

H

 

H

 

 

H

 

L

 

L-H

Q

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Cycle, Suspend Burst

Current

 

X

X

 

X

L

 

H

 

 

H

 

H

 

 

H

 

H

 

L-H

Tri-State

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Cycle, Suspend Burst

Current

 

H

X

 

X

L

 

X

 

 

H

 

H

 

 

H

 

L

 

L-H

Q

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Read Cycle, Suspend Burst

Current

 

H

X

 

X

L

 

X

 

 

H

 

H

 

 

H

 

H

 

L-H

Tri-State

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Write Cycle, Suspend Burst

Current

 

X

X

 

X

L

 

H

 

 

H

 

H

 

 

L

 

X

 

L-H

D

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Write Cycle, Suspend Burst

Current

 

H

X

 

X

L

 

X

 

 

H

 

H

 

 

L

 

X

 

L-H

D

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Notes

4.X = Don't Care, H = Logic HIGH, L = Logic LOW.

5.WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.

6.The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

7.The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWX. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.

8.OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).

Document Number: 38-05545 Rev. *E

Page 9 of 30

[+] Feedback

Page 8 Page 10
Image 9
Page 8 Page 10
Contents Selection Guide Features250 MHz 200 MHz 167 MHz Unit Cypress Semiconductor CorporationLogic Block Diagram CY7C1387D/CY7C1387F 3 1M x Logic Block Diagram CY7C1386D/CY7C1386F 3 512K xPin Configurations Pin Tqfp Pinout 3 Chip Enables CY7C1386D 512K XCY7C1387D 1M x Pin Configurations Ball BGA Pinout 1 Chip Enable Pin Configurations Ball Fbga Pinout 3 Chip Enable Pin Definitions Power supply inputs to the core of the deviceName Description Byte write select inputs, active LOW. Qualified withFunctional Overview Interleaved Burst Address Table Mode = Floating or VDD Linear Burst Address Table Mode = GNDZZ Mode Electrical Characteristics Operation Add. Used Truth Table for Read/Write 6 Function CY7C1386D/CY7C1386FFunction CY7C1387D/CY7C1387F TAP Controller Block Diagram TAP Controller State DiagramTAP Instruction Set Bypass RegisterTAP Timing TAP AC Switching Characteristics5V TAP AC Test Conditions 3V TAP AC Test Conditions3V TAP AC Output Load Equivalent GND VIN VddqScan Register Sizes Identification Register DefinitionsIdentification Codes Register Name Bit SizeBall BGA Boundary Scan Order 14 Bit # Ball IDInternal M11 A10 B10M10 G10 F10 InternalMaximum Ratings Electrical CharacteristicsOperating Range Range AmbientCapacitance Thermal ResistanceAC Test Loads and Waveforms Description 250 200 167 Unit Parameter Min Switching Characteristics Over the Operating Range 20Read Cycle Timing Switching WaveformsAdsc Write Cycle Timing 26Read/Write Cycle Timing 26, 28 ZZ Mode Timing 30 Ordering Information CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F Pin Thin Plastic Quad Flat pack 14 x 20 x 1.4 mm Package DiagramsBall BGA 14 x 22 x 2.4 mm Ball Fbga 13 x 15 x 1.4 mm Issue Date Orig. Description of Change Document HistoryDocument Number
Top Page Image Contents