Cypress CY7C68053 manual Ground

Page 15

 

 

 

 

 

CY7C68053

 

 

 

 

 

 

Table 4-1. FX2LP18 Pin Descriptions (continued)[9]

56 VFBGA

Name

 

Type

Default

Description

2G

IFCLK

 

I/O/Z

Z

Interface Clock, used for synchronously clocking data into or out of the

 

 

 

 

 

slave FIFO’s. IFCLK also serves as a timing reference for all slave FIFO

 

 

 

 

 

control signals and GPIF. When internal clocking is used (IFCONFIG.7 = 1)

 

 

 

 

 

the IFCLK pin can be configured to output 30/48 MHz by bits IFCONFIG.5

 

 

 

 

 

and IFCONFIG.6. IFCLK may be inverted, whether internally or externally

 

 

 

 

 

sourced, by setting the bit IFCONFIG.4 =1.

 

 

 

 

 

 

7B

WAKEUP

 

Input

N/A

USB Wakeup. If the 8051 is in suspend, asserting this pin starts up the

 

 

 

 

 

oscillator and interrupts the 8051 to allow it to exit the suspend mode.

 

 

 

 

 

Holding WAKEUP asserted inhibits the MoBL-USBchip from

 

 

 

 

 

suspending. This pin has programmable polarity (WAKEUP.4).

3F

SCL

 

OD

Z

Clock for the I2C interface. Connect to VCC_IO or VCC with a 2.2K - 10K

 

 

 

 

 

pull up resistor. (An I2C peripheral is required).

3G

SDA

 

OD

Z

Data for the I2C interface. Connect to VCC_IO or VCC with a 2.2K - 10K pull

 

 

 

 

 

up resistor. (An I2C peripheral is required).

 

 

 

 

 

 

5A

VCC_IO

 

Power

N/A

VCC. Connect this pin to 1.8V to 3.3V power source.

 

 

 

 

 

Appropriate bulk/bypass capacitance should be provided for this

 

 

 

 

 

supply rail.

5B

VCC_IO

 

Power

N/A

VCC. Connect this pin to 1.8V to 3.3V power source

7E

VCC_IO

 

Power

N/A

VCC. Connect this pin to 1.8V to 3.3V power source.

8E

VCC_IO

 

Power

N/A

VCC. Connect this pin to 1.8V to 3.3V power source.

5C

VCC_D

 

Power

N/A

VCC. Connect this pin to 1.8V power source.(Supplies power to internal

 

 

 

 

 

digital 1.8V circuits)

 

 

 

 

 

Appropriate bulk/bypass capacitance should be provided for this

 

 

 

 

 

supply rail.

1G

VCC_A

 

Power

N/A

VCC. Connect this pin to 1.8V power source.(Supplies power to internal

 

 

 

 

 

analog 1.8V circuits)

 

 

 

 

 

 

1H

GND

 

Ground

N/A

Ground.

 

 

 

 

 

 

2H

GND

 

Ground

N/A

Ground.

4A

GND

 

Ground

N/A

Ground.

 

 

 

 

 

 

4B

GND

 

Ground

N/A

Ground.

 

 

 

 

 

 

4C

GND

 

Ground

N/A

Ground.

7D

GND

 

Ground

N/A

Ground.

 

 

 

 

 

 

8D

GND

 

Ground

N/A

Ground.

 

 

 

 

 

 

Document # 001-06120 Rev *F

Page 15 of 39

[+] Feedback

Page 14 Page 16
Image 15
Page 14 Page 16
Contents CY7C68053 Features Block DiagramCypress Semiconductor Corporation 8051 Microprocessor USB Signaling SpeedApplications Functional OverviewBuses USB Boot MethodsBus-powered Applications I2C BusPriority INT2VEC Value Source INT2 USB InterruptsReset and Wakeup Reset Timing ValuesCondition Program/Data RAM Register AddressesEndpoint RAM Default Full-Speed Alternate Settings3 Default Full-Speed Alternate SettingsDefault High-Speed Alternate Settings3 External Fifo InterfaceGpif 18 I2C Controller Autopointer AccessUSB Uploads and Downloads ECC Generation618.2 I2C Interface Boot Load Access 18.3 I2C Interface General Purpose AccessPin Assignments CY7C68053 56-pin Vfbga Pin Assignment Top view Port a Name Type Default DescriptionCY7C68053 Pin Descriptions FX2LP18 Pin DescriptionsSLCS# FIFOADR0FIFOADR1 PktendFlagb IFCONFIG10 Slrd IFCONFIG10Slwr IFCONFIG10 Flaga IFCONFIG10Ground FX2LP18 Register Summary Register SummaryECC2B1 ECC1B2COL5 COL4 COL3 COL2 COL1 COL0 LINE17 LINE16 ECC2B0Gpifwf Gpifdone Qenable Qstate QSIGNAL2 QSIGNAL1 QSIGNAL0Epie EP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0INEP2CS EP1OUTCSBusy Stall EP1INCSEP2GPIFFLGSEL E6CFTC9 TC8 TC7 TC6 TC5 TC4 TC3 TC2 TC1 TC0SEL AutoptrsetupDPL0 DPH0TH2 RCAP2LRCAP2H TL2Operating Conditions Absolute Maximum RatingsDC Characteristics AC Electrical Characteristics Gpif Synchronous SignalsUSB Transceiver Slave Fifo Synchronous Read Slave Fifo Synchronous Read Timing Diagram17Slave Fifo Asynchronous Read Slave Fifo Asynchronous Read Timing Diagram17Slave Fifo Synchronous Write Slave Fifo Synchronous Write Timing Diagram17Slave Fifo Synchronous Packet End Strobe Slave Fifo Asynchronous WriteSlave Fifo Asynchronous Packet End Strobe Slave Fifo Synchronous Write Sequence and Timing DiagramSlave Fifo Address to Flags/Data Slave Fifo Output EnableSlave Fifo Asynchronous Address Slave Fifo Synchronous AddressSloe Slrd Sequence DiagramSingle and Burst Synchronous Read Example IfclkSingle and Burst Synchronous Write 17. Slave Fifo Asynchronous Read Sequence of Events Diagram Sequence Diagram of a Single and Burst Asynchronous ReadSequence Diagram of a Single and Burst Asynchronous Write Package Diagram Ordering InformationDevelopment Tool Kit PCB Layout Recommendations ARI Issue Date Orig. Description of ChangeDocument History OSG

CY7C68053 specifications

The Cypress CY7C68053 is a versatile USB microcontroller known for its strong performance and rich feature set, catering to a wide range of applications requiring USB connectivity. Part of the Cypress family of USB products, this microcontroller combines the convenience of USB interfacing with powerful embedded processing capabilities.

At its core, the CY7C68053 is built on an 8051 microcontroller architecture, enabling efficient data handling and control operations. It operates at speeds of up to 48 MHz, providing ample processing power for complex applications. The device features an integrated USB 2.0 full-speed controller, which allows for high-speed data transfer rates of up to 12 Mbps. This makes it ideal for applications such as data transfer, communication devices, and real-time processing tasks.

One of the standout features of the CY7C68053 is its flexible pin configuration. It supports a variety of operating modes, including peripheral mode, host mode, and a combination of both, allowing it to cater to diverse application requirements. Additionally, the device offers a large number of GPIO pins that can be used for various control and communication tasks. This flexibility ensures that developers can tailor the hardware to meet the specific needs of their application.

In terms of development, the CY7C68053 is backed by a robust set of software development tools from Cypress. The EZ-USB development kit provides a comprehensive platform for firmware development, testing, and debugging. This kit includes libraries, example projects, and a user-friendly integrated development environment (IDE), streamlining the development process for engineers.

The CY7C68053 is also equipped with an extensive memory system, featuring 32 kB of in-system programmable Flash memory, 2 kB of SRAM, and 128 bytes of EEPROM. This memory capacity allows for the storage of complex firmware and user data, enhancing the device's versatility.

Moreover, the CY7C68053 is designed with low power consumption in mind. It includes power management features that allow it to operate efficiently, making it suitable for battery-operated devices.

In summary, the Cypress CY7C68053 stands out as a powerful USB microcontroller that combines high-speed processing, flexible configurations, and robust software support. Its features make it an excellent choice for developers looking to create innovative USB-enabled products across various applications.
Top Page Image Contents