VXI SVM2608 user manual Reserved, External Trigger Level 0x06 Read & Write, Timeoutctl

Page 34

VXI Technology, Inc.

Force Trigger, Start Register (0x02) — Read & Write

D5 – D0

START5 – 0

Acquisition Armed - These bits control whether or not the specified channel is to be armed for an acquisition. A channel must remain ARMED for the entire duration of the acquisition process. Clearing an ARM bit will reset the internal state-machines and stop the acquisition. One bit is assigned to each channel as follows:

D0 for Channel 0

D1 for Channel 1



D5 for Channel 5

Having one bit per channel allows multiple channels to be triggered simultaneously.

0 = Channel not armed for acquisition

1 = Channel armed and ready for acquisition Pon state = 0

Reserved (0x04)

D15 – D0

Reserved

These bits are reserved for future use.

External Trigger Level (0x06) — Read & Write

D15 – D12

Unused

These bits are reserved for future use.

D11 – D0

External Trigger Level

Sets the level at which the module triggers from an external source.

Control Register (0x08, 0x30, 0x58, 0x80, 0xA8, 0xD0) — Read & Write

 

D15 – D14

Unused

 

These bits are reserved for future use.

 

 

 

 

 

 

AC/DC Select - This bit selects between ac and dc coupling for high-

 

 

 

 

 

 

speed Channels 4 – 5.

 

D13

 

AC/DC Coupling

 

 

0

= AC

 

 

 

 

1 = dc

 

 

 

 

 

 

Pon state= 0

 

 

 

 

 

 

Note: This bit is only utilized by high-speed Channels 4 and 5. This bit is

 

 

 

 

 

 

unused for Channels 0 – 3.

 

 

 

 

 

 

1 MΩ /50 Ohms - Selects between the 1 MΩ and 50 Ω

 

 

 

 

 

0

= 1 MΩ

 

 

 

 

 

1

= 50 Ω

 

D12

 

1 MΩ/50 Ω

 

 

 

 

 

Pon state= 0

 

 

 

 

 

 

Note: This bit is only utilized by High-Speed Channels 4 and 5. This bit is unused for Channels 0 – 3.

Timeout Control - This bit controls whether or not a timeout condition will cause the timeout bit to be set in the interrupt status register.

D11

TIMEOUTCTL

0

= Disable timeout status bit

 

 

 

 

1

= Enable timeout status bit

 

 

Pon state = 0

34

SVM2608 Programming

Image 34
Contents SVM2608 VXI Technology, Inc Table of Contents Self Test Command Certification WarrantyLimitation of Warranty Restricted Rights LegendEMC Steve Mauga, QA ManagerUse Proper Power Cord Service should only be performed by qualified personnelTerms and Symbols Use Proper Power SourceOperating Conditions Avoid Electric ShockGround the Product Improper UseVXI Technology Lake Stevens Instrument Division VXI Technology World HeadquartersVXI Technology Cleveland Instrument Division Technical SupportVXI Technology, Inc SVM2608 Preface Introduction OverviewScale Acquiring Data TriggeringDelayed Trigger Linear ModePre-Trigger Calibrations Fifo ModeCommands Test BusOption SVM2608 Block Diagram SVM2608 Environmental Specifications Physical DescriptionGND Front Panel Interface WiringGND CH1I CH3I CH1I+ GND CH3I+ Exttrigin CH0I CH2ISVM2608 Specifications MtbfOption 1 SVM2608-01 VXI Technology, Inc SVM2608 Introduction Calculating System Power and Cooling Requirements Setting the Chassis Backplane JumpersSetting the Base Address Rotary Switch LocationsDivide Decimal ExampleMSB LSB Switch to C and the front switch to Module INSTALLATION/REMOVALReserved Device Memory MapsFunction Offset Register OffsetSVM2608 A32 Register MAP MS = Most Significant LS = Least Significant0x72 Command Register Channel 0x74 Databyte Ordering Determining the Register Address Description of Registers Accessing the RegistersSysfailctl HSTRIGSRC2 Force Trigger, Start Register 0x02 Read & WriteINTLVL2 EXT Trig SlopeReserved TimeoutctlExternal Trigger Level 0x06 Read & Write LINEAR/FIFO 2WIREOHMS4WIREOHMS ATTN-GAIN1-GAIN0Sample Rate 0x0E, 0x36, 0x5E, 0x86 Read & Write Sample Rate 0x0C, 0x34, 0x5C, 0x84 Read & WriteKHz Channels 0-3/5 MHz Channels 4-5 LPF Control This bit Sample Rate, High-Speed 0xAC, 0xD4 Read & Write Sample Rate, High-Speed 0xAE, 0xD6 Read & WriteTimeout 0x1C, 0x44, 0x6C, 0x94, 0xBC, 0xE4 Read & Write Fifo Data 0x26, 0x4E, 0x76, 0x9E, 0xC6, 0xEE Read Only Fifo Data 0x24, 0x4C, 0x74, 0x9C, 0xC4, 0xEC Read OnlyReserved Registers 0xF8 0xFC Trigger Delay = Microprocessor Commands Measurement CommandsCaptured Data Calculations Resistance Measurement Offset Method Self Test CommandResistance Measurement Dynamic Method Preset Setting Measurement Commands ExampleSample Rate Calibration CommandsSample Points Trigger Event Forced TriggerPage Error Processing There are no errors in the queue Diagnostic Commands Changes become effective the next time the module powers up Example 2 Setting Channel 2 to Acquire 200,000 Samples ExamplesExample 3 Setting Channel 2 to Pre-acquire 100,000 Samples Timeout Counter = Timeout / Timeout Base Clock Timeout Register = Timeout Base * 213 + Timeout CounterVXI Technology, Inc SVM2608 Programming Appendix a Data Swapping ExampleVXI Technology, Inc SVM2608 Appendix a Index