Maxim MAX12557 manual Parameter Symbol Conditions MIN TYP MAX Units

Page 3

Dual, 65Msps, 14-Bit, IF/Baseband ADC

ELECTRICAL CHARACTERISTICS (continued)

(VDD = 3.3V, OVDD = 2.0V, GND = 0, REFIN = REFOUT (internal reference), CL 10pF at digital outputs, VIN = -0.5dBFS (differen- tial), DIFFCLK/SECLK = OVDD, PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, fCLK = 65MHz, TA = -40°C to

+85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

 

 

 

 

 

 

 

 

 

fIN = 3MHz at -0.5dBFS (Note 3)

71.8

74.4

 

 

Signal-to-Noise Plus Distortion

SINAD

fIN = 32.5MHz at -0.5dBFS

 

73.10

 

dB

fIN = 70MHz at -0.5dBFS

 

73.4

 

 

 

 

 

 

 

 

fIN = 175MHz at -0.5dBFS

 

71.5

 

 

 

 

fIN = 3MHz at -0.5dBFS (Note 3)

75.5

86.6

 

 

Spurious-Free Dynamic Range

SFDR

fIN = 32.5MHz at -0.5dBFS

 

82.8

 

dBc

fIN = 70MHz at -0.5dBFS

 

83.4

 

 

 

 

 

 

 

 

fIN = 175MHz at -0.5dBFS

 

79.5

 

 

 

 

fIN = 3MHz at -0.5dBFS (Note 3)

 

-84.5

-74.5

 

Total Harmonic Distortion

THD

fIN = 32.5MHz at -0.5dBFS

 

-80.7

 

dBc

fIN = 70MHz at -0.5dBFS

 

-81.7

 

 

 

 

 

 

 

 

fIN = 175MHz at -0.5dBFS

 

-78.3

 

 

 

 

fIN = 3MHz at -0.5dBFS

 

-89.5

 

 

Second Harmonic

HD2

fIN = 32.5MHz at -0.5dBFS

 

-84.2

 

dBc

fIN = 70MHz at -0.5dBFS

 

-84.7

 

 

 

 

 

 

 

 

fIN = 175MHz at -0.5dBFS

 

-79.5

 

 

 

 

fIN = 3MHz at -0.5dBFS

 

-93

 

 

Third Harmonic

HD3

fIN = 32.5MHz at -0.5dBFS

 

-85.5

 

dBc

fIN = 70MHz at -0.5dBFS

 

-86.5

 

 

 

 

 

 

 

 

fIN = 175MHz at -0.5dBFS

 

-87.2

 

 

 

 

fIN1 = 68.5MHz at -7dBFS

 

-88

 

 

Two-Tone Intermodulation

 

fIN2 = 71.5MHz at -7dBFS

 

 

 

TTIMD

 

 

 

dBc

Distortion (Note 2)

fIN1 = 172.5MHz at -7dBFS

 

-82.4

 

 

 

 

 

 

 

 

 

 

 

 

fIN2 = 177.5MHz at -7dBFS

 

 

 

 

 

 

 

 

 

 

 

fIN1 = 68.5MHz at -7dBFS

 

-91.5

 

 

3rd-Order Intermodulation

 

fIN2 = 71.5MHz at -7dBFS

 

 

 

IM3

 

 

 

dBc

Distortion

fIN1 = 172.5MHz at -7dBFS

 

-87.6

 

 

 

 

 

 

 

 

 

 

 

 

fIN2 = 177.5MHz at -7dBFS

 

 

 

 

 

 

 

 

 

 

 

fIN1 = 68.5MHz at -7dBFS

 

89

 

 

Two-Tone Spurious-Free

 

fIN2 = 71.5MHz at -7dBFS

 

 

 

SFDRTT

 

 

 

dBc

Dynamic Range

fIN1 = 172.5MHz at -7dBFS

 

82.4

 

 

 

 

 

 

 

 

 

 

 

 

fIN2 = 177.5MHz at -7dBFS

 

 

 

 

 

 

 

 

 

Full-Power Bandwidth

FPBW

Input at -0.2dBFS, -3dB rolloff

 

750

 

MHz

 

 

 

 

 

 

 

Aperture Delay

tAD

Figure 5

 

1.2

 

ns

Aperture Jitter

tAJ

 

 

<0.15

 

psRMS

Output Noise

nOUT

INAP = INAN = COMA

 

1.02

 

LSBRMS

INBP = INBN = COMB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MAX12557

_______________________________________________________________________________________ 3

Image 3
Contents Ordering Information FeaturesGeneral Description ApplicationsConversion Rate Parameter Symbol Conditions MIN TYP MAX Units DC AccuracyDynamic Characteristics differential inputs Analog Input INAP, INAN, INBP, InbnParameter Symbol Conditions MIN TYP MAX Units Interchannel Characteristics Internal Reference RefoutVcom Digital Inputs DIFFCLK/ SECLK, G/ T, PD, DIV2, DIV4 Clock Inputs CLKP, ClknDIFFCLK/ Seclk = GND, Clkn = GND DIFFCLK/ Seclk = OV DDDIFFCLK/SECLK = Ovdd Power RequirementsD0A-D13A, Dora DIFFCLK/SECLK = GNDTypical Operating Characteristics Timing Characteristics FigureFFT Plot 32,768-POINT Data Record TWO-TONE IMD Plot 16,384-POINT Data Record MAX12557FIN = 70MHz, AIN = -0.5dBFS THD, Sfdr vs. Clock SpeedSNR, Sinad vs. Clock Duty Cycle FIN = 70MHz, AIN = -0.5dBFS FCLK = 65.00352MHz, fIN = 175MHzPDISS, Iovdd Digital Vs. Digital Supply Voltage FCLK = 65.00352MHz, fIN = 175MHzGain Error vs. Temperature Pin Description PIN Name FunctionSame side of the PC board D3B D0BD1B D2BRefin Detailed DescriptionShref RefoutFunctional Diagram Reference Output Reference ConfigurationsReference Mode Analog Inputs and Input Track-and-Hold T/H AmplifierClock Input and Clock Control Lines Clock Duty-Cycle EqualizerSystem Timing Requirements Data-Valid OutputDIV4 DIV2 Function Output Codes vs. Input Voltage Vrefp Vrefn Power-Down InputBinary-to-Gray and Gray-to-Binary Code Conversion Using Transformer Coupling Single-Ended AC-Coupled Input SignalApplications Information Unbuffered External Reference Drives Multiple ADCs Buffered External Reference Drives Multiple ADCsMAX12557 Grounding, Bypassing, and Board LayoutParameter Definitions Total Harmonic Distortion THD Aperture DelayFull-Power Bandwidth Overdrive Recovery TimePin Configuration Gain MatchingOffset Matching 68L QFN THIN.EPS Package Information