Albatron Technology ARM11/Cortex-A8 user manual Environmental notice, Declaration of Conformity CE

Page 49

bdiGDB for GNU Debugger, BDI2000 (ARM11/Cortex-A8)

User Manual 49

5 Environmental notice

Disposal of the equipment must be carried out at a designated disposal site.

6 Declaration of Conformity (CE)

© Copyright 1997-2007 by ABATRON AG Switzerland

V 1.04

Image 49

Contents BdiGDB Using bdiGDB InstallationIntroduction BDI2000 BDI ConﬁgurationAppendices Troubleshooting Maintenance TrademarksBDI2000 IntroductionBDI Conﬁguration Connecting the BDI2000 to Target InstallationFor BDI Main / Target a connector signals see table on next Jtag Test Reset BDI Main / Target a Connector SignalsChanging Target Processor Type Adaptive Clocking For Target B connector signals see table on nextReturned Jtag Test Clock BDI Target B Connector SignalsExternal power supply Target system Please switch on the system in the following sequence142 Power Supply from Target SystemBuilt in LED indicates the following BDI states Status LED «MODE»RS232 Connector Ethernet communication BASE-T ConnectorPC Host Name DescriptionOverview of an installation / conﬁguration process Installation of the Conﬁguration SoftwareActivating Bootp Load/Update the BDI ﬁrmware/logic Build the setup tool1 Conﬁguration with a Linux / Unix host Following the steps to bring-up a new BDI2000Transmit the initial conﬁguration parameters Check conﬁguration and exit loader modeﬁle name without any path For more information about Tftp use man tftpdOry / programmable logic 2 Conﬁguration with a Windows hostReassemble the unit as described in Appendix «Maintenance» Recover procedureTftp server for Windows NT Testing the BDI2000 to host connectionPrinciple of operation Using bdiGDBConﬁguration File Part Init BdiGDB for GNU Debugger, BDI2000 ARM11/Cortex-A8 ROM on the target, select ROM as the format Using a startup program to initialize the target systemFormat COFF, SREC, AOUT, BIN, ELF or ROM Example Format CoffCputype ARM1136 Part TargetNone PushpullStop HaltRUN LoadonlyHard SoftBreakmode Hard CoreDaisy chained Jtag devices Low level Jtag scan chain conﬁguration Part Host Dump ﬁlename Prompt ARM11Part Flash BLOCK, CHIP, Unlock AM29BX8 MIRRORX8, I28BX8 STRATAX8, AT49X8 Supported Flash MemoriesTor. In other words, this is the size of one sector in bytes Or use the Telnet unlock commandPart Regs Entry in the conﬁguration ﬁle Example for a register deﬁnitionRegister deﬁnition ﬁle Connecting to the target Target setupDebugging with GDB Breakpoint Handling GDB monitor commandTarget serial I/O via BDI Target DCC I/O via BDI Telnet Interface Dump Command listSome examples CP15 ID register CRn = 0, opcode2 = CPxx RegistersCP15 Cache Type CRn = 0, opcode2 = CP15 Invalidate I cache line CRn = 7, opcode2 = 1, CRm =Multi-Core Support BASE-T SpeciﬁcationsDeclaration of Conformity CE Environmental noticeWarranty Problem Troubleshootingﬁrmware can not be loaded Possible reasonsUnplug the cables MaintenanceReinstallation All trademarks are property of their respective holders Trademarks