Albatron Technology ARM11/Cortex-A8 Example for a register definition, Register definition file

Page 39

bdiGDB for GNU Debugger, BDI2000 (ARM11/Cortex-A8)

User Manual 39

Example for a register definition:

Entry in the configuration file:

[REGS]

FILEE:\cygwin\home\bdidemo\arm\reg1136.def

The register definition file:

;

;Coprocessor Register Numbers:

;

;+-----+-+-------+-----+-+-------+

; opc_20 CRm opc_10 nbr

;+-----+-+-------+-----+-+-------+

;The 16bit register number is used to build the appropriate MCR/MRC instruction.

;name type addr size ;-------------------------------------------

id

CP15

0x0000

32

;ID code

cache

CP15

0x2000

32

;Cache type

tcmstatus

CP15

0x4000

32

;TCM status

tcmtype

CP15

0x6000

32

;TCM type

;

 

 

 

 

ctr

CP15

0x0001

32

;Control

aux

CP15

0x2001

32

;Auxiliary Control

cpacc

CP15

0x4001

32

;Coprocessor Access

;

 

 

 

 

ttb0

CP15

0x0002

32

;Translation Table Base 0

ttb1

CP15

0x2002

32

;Translation Table Base 1

ttbc

CP15

0x4002

32

;Translation Table Base Control

;

 

 

 

 

pid

CP15

0x000d

32

;Process ID

context

CP15

0x200d

32

;Context ID

;

 

 

 

 

;

 

 

 

 

;CM1136JF-S core module control registers

cm_id

MM

0x10000000

cm_proc

MM

0x10000004

cm_osc

MM

0x10000008

cm_ctrl

MM

0x1000000c

cm_stat

MM

0x10000010

;

 

 

;

 

 

;

 

 

; Cortex-A8 debug registers

 

 

dscr

APB

0xd4011088

;Debug Status and Control

prcr

APB

0xd4011310

;Device Power Down and Reset Control

prsr

APB

0xd4011314

;Device Power Down and Reset Status

authstatus

APB

0xd4011fb8

;Authentication Status

devid

APB

0xd4011fc8

;Device Identifier

devtype

APB

0xd4011fcc

;Device type

;

 

 

 

© Copyright 1997-2007 by ABATRON AG Switzerland

V 1.04

Image 39
Contents BdiGDB BDI2000 BDI Configuration InstallationUsing bdiGDB IntroductionAppendices Troubleshooting Maintenance TrademarksBDI2000 IntroductionBDI Configuration Installation Connecting the BDI2000 to TargetFor BDI Main / Target a connector signals see table on next Jtag Test Reset BDI Main / Target a Connector SignalsChanging Target Processor Type Adaptive Clocking For Target B connector signals see table on nextReturned Jtag Test Clock BDI Target B Connector SignalsExternal power supply Target system Please switch on the system in the following sequence142 Power Supply from Target SystemBuilt in LED indicates the following BDI states Status LED «MODE»RS232 Connector Name Description BASE-T ConnectorEthernet communication PC HostInstallation of the Configuration Software Overview of an installation / configuration processActivating Bootp Following the steps to bring-up a new BDI2000 Build the setup toolLoad/Update the BDI firmware/logic 1 Configuration with a Linux / Unix hostFor more information about Tftp use man tftpd Check configuration and exit loader modeTransmit the initial configuration parameters file name without any pathOry / programmable logic 2 Configuration with a Windows hostReassemble the unit as described in Appendix «Maintenance» Recover procedureTftp server for Windows NT Testing the BDI2000 to host connectionPrinciple of operation Using bdiGDBConfiguration File Part Init BdiGDB for GNU Debugger, BDI2000 ARM11/Cortex-A8 Format Coff Using a startup program to initialize the target systemROM on the target, select ROM as the format Format COFF, SREC, AOUT, BIN, ELF or ROM ExamplePushpull Part TargetCputype ARM1136 NoneLoadonly HaltStop RUNCore SoftHard Breakmode HardDaisy chained Jtag devices Low level Jtag scan chain configuration Part Host Dump filename Prompt ARM11Part Flash BLOCK, CHIP, Unlock AM29BX8 MIRRORX8, I28BX8 STRATAX8, AT49X8 Supported Flash MemoriesTor. In other words, this is the size of one sector in bytes Or use the Telnet unlock commandPart Regs Example for a register definition Entry in the configuration fileRegister definition file Target setup Connecting to the targetDebugging with GDB Breakpoint Handling GDB monitor commandTarget serial I/O via BDI Target DCC I/O via BDI Telnet Interface Dump Command listCP15 Invalidate I cache line CRn = 7, opcode2 = 1, CRm = CPxx RegistersSome examples CP15 ID register CRn = 0, opcode2 = CP15 Cache Type CRn = 0, opcode2 =Multi-Core Support BASE-T SpecificationsDeclaration of Conformity CE Environmental noticeWarranty Possible reasons TroubleshootingProblem firmware can not be loadedUnplug the cables MaintenanceReinstallation All trademarks are property of their respective holders Trademarks