Intel 80960HT manuals
Computer Equipment > Computer Hardware
When we buy new device such as Intel 80960HT we often through away most of the documentation but the warranty.
Very often issues with Intel 80960HT begin only after the warranty period ends and you may want to find how to repair it or just do some service work.
Even oftener it is hard to remember what does each function in Computer Hardware Intel 80960HT is responsible for and what options to choose for expected result.
Fortunately you can find all manuals for Computer Hardware on our side using links below.
104 pages 997.32 Kb
80960HA/HD/HT 32-Bit High-Performance Superscalar Processor Datasheet Product Features 3 Contents20 iXXXXXXXX SS 20 Datasheet 3.2 80960Hx Mechanical DataM ABCDEFGHJKLMNPQRS 3.2.180960Hx PGA Pinout1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 ABCDEFGHJKLMNPQRS A80960Hx21 80960HA/HD/HT Datasheet21 Figure 3. 80960Hx 168-Pin PGA PinoutView from Bottom (Pins Facing Up) 22 80960HA/HD/HT 22 Datasheet Table 8. 80960Hx 168-Pin PGA PinoutSignal Name Order (Sheet 1 of 2) 23 80960HA/HD/HT Datasheet23 Table 8. 80960Hx 168-Pin PGA PinoutSignal Name Order (Sheet 2 of 2) 24 80960HA/HD/HT 24 Datasheet Table 9. 80960Hx 168-Pin PGA PinoutPin Number Order (Sheet 1 of 2) 25 80960HA/HD/HT Datasheet25 Table 9. 80960Hx 168-Pin PGA PinoutPin Number Order (Sheet 2 of 2) 80960HA/HD/HT 26 Datasheet 3.2.280960Hx PQ4 PinoutM 19xx PIN 53 PIN 1 Figure 4. 80960Hx 208-Pin PQ4 Pinout FC80960HxPIN 208 PIN 52 PIN 104 PIN 157 PIN 156 PIN 105 26 i96027 80960HA/HD/HT Datasheet27 Table 10. 80960Hx PQ4 PinoutSignal Name Order (Sheet 1 of 2) 28 80960HA/HD/HT 28 Datasheet Table 10. 80960Hx PQ4 PinoutSignal Name Order (Sheet 2 of 2) 29 80960HA/HD/HT Datasheet29 Table 11. 80960Hx PQ4 PinoutPin Number Order (Sheet 1 of 2) 30 80960HA/HD/HT 30 Datasheet Table 11. 80960Hx PQ4 PinoutPin Number Order (Sheet 2 of 2) 31 3.3 Package Thermal Specifications32 80960HA/HD/HT 32 Datasheet Table 12. Maximum TA at Various Airflows in C (PGA Package Only) Table 13. 80960Hx 168-Pin PGA Package Thermal Characteristics 33 80960HA/HD/HT Datasheet33 Table 14. Maximum TA at Various Airflows in C (PQ4 Package Only) Table 15. 80960Hx 208-Pin PQ4 Package Thermal Characteristics 34 3.4Heat Sink Adhesives3.5PowerQuad4 Plastic Package 3.6 Stepping Register Information 36 3.7Sources for Accessories37 4.0Electrical Specifications4.1 Absolute Maximum Ratings 4.2Operating Conditions 38 4.3 Recommended Connections4.4 VCC5 Pin Requirements (VDIFF) 39 4.5VCCPLL Pin Requirements80960HA/HD/HT 40 Datasheet 40 4.6 D.C. SpecificationsTable 22. 80960Hx D.C. Characteristics (Sheet 1 of 2) 41 80960HA/HD/HT Datasheet41 Table 22. 80960Hx D.C. Characteristics (Sheet 2 of 2) 80960HA/HD/HT 42 Datasheet 42 4.7 A.C. SpecificationsTable 23. 80960Hx A.C. Characteristics (Sheet 1 of 2) 43 80960HA/HD/HT Datasheet43 Table 23. 80960Hx A.C. Characteristics (Sheet 2 of 2) 44 80960HA/HD/HT 44 Datasheet Table 24. A.C. Characteristics Notes Table 25. 80960Hx Boundary Scan Test Signal Timings 45 4.7.1 A.C. Test Conditions80960HA/HD/HT 46 Datasheet 46 4.8 A.C. Timing WaveformsFigure 11. Output Delay Waveform Figure 9. CLKIN Waveform Figure 10. Output Delay Waveform 47 80960HA/HD/HT Datasheet47 Figure 12. Output Float Waveform Figure 14. NMI, XINT7:0 Input Setup and Hold Waveform Figure 13. Input Setup and Hold Waveform 48 80960HA/HD/HT 48 Datasheet Figure 15. Hold Acknowledge Timings Figure 16. Bus Backoff (BOFF) Timings 49 80960HA/HD/HT Datasheet49 Figure 17. TCK Waveform Figure 18. Input Setup and Hold Waveforms for TBSIS1 and TBSIH1 50 80960HA/HD/HT 50 Datasheet Figure 19. Output Delay and Output Float for TBSOV1 and TBSOF1 Figure 21. Input Setup and Hold Waveform for TBSIS2 and TBSIH2 Figure 20. Output Delay and Output Float Waveform for TBSOV2 and TBSOF2 51 80960HA/HD/HT Datasheet51 Figure 22. Rise and Fall Time Derating at 85 C and Minimum VCC Figure 23. ICC Active (Power Supply) vs. Frequency 52 80960HA/HD/HT 52 Datasheet Figure 24. ICC Active (Thermal) vs. Frequency Figure 25. Output Delay or Hold vs. Load Capacitance 53 80960HA/HD/HT Datasheet53 Figure 26. Output Delay vs. Temperature Figure 28. Output Delay vs. VCC Figure 27. Output Hold Times vs. TemperatureProcessor Case Temperature (C) 85C0C 54 5.0 Bus Waveforms57 80960HA/HD/HT Datasheet57 Figure 32. Non-Burst, Non-Pipelined Requests without Wait States 58 80960HA/HD/HT 58 Datasheet Figure 33. Non-Burst, Non-Pipelined Read Request with Wait States 59 80960HA/HD/HT Datasheet59 Figure 34. Non-Burst, Non-Pipelined Write Request with Wait States 60 80960HA/HD/HT 60 Datasheet Figure 35. Burst, Non-Pipelined Read Request without Wait States, 32-Bit Bus 61 80960HA/HD/HT Datasheet61 Figure 36. Burst, Non-Pipelined Read Request with Wait States, 32-Bit Bus 62 80960HA/HD/HT 62 Datasheet Figure 37. Burst, Non-Pipelined Write Request without Wait States, 32-Bit Bus 63 80960HA/HD/HT Datasheet63 Figure 38. Burst, Non-Pipelined Write Request with Wait States, 32-Bit Bus 64 80960HA/HD/HT 64 Datasheet Figure 39. Burst, Non-Pipelined Read Request with Wait States, 16-Bit Bus 65 80960HA/HD/HT Datasheet65 Figure 40. Burst, Non-Pipelined Read Request with Wait States, 8-Bit Bus 66 80960HA/HD/HT 66 Datasheet Figure 41. Non-Burst, Pipelined Read Request without Wait States, 32-Bit Bus 67 80960HA/HD/HT Datasheet67 Figure 42. Non-Burst, Pipelined Read Request with Wait States, 32-Bit Bus 68 80960HA/HD/HT 68 Datasheet Figure 43. Burst, Pipelined Read Request without Wait States, 32-Bit Bus 69 80960HA/HD/HT Datasheet69 Figure 44. Burst, Pipelined Read Request with Wait States, 32-Bit Bus 70 80960HA/HD/HT 70 Datasheet Figure 45. Burst, Pipelined Read Request with Wait States, 8-Bit Bus 71 80960HA/HD/HT Datasheet71 Figure 46. Burst, Pipelined Read Request with Wait States, 16-Bit Bus 72 80960HA/HD/HT 72 Datasheet Figure 47. Using External READY 73 80960HA/HD/HT Datasheet73 Figure 48. Terminating a Burst with BTERM 76 80960HA/HD/HT 76 Datasheet Figure 51. HOLD Functional Timing 78 80960HA/HD/HT 78 Datasheet Figure 54. A Summary of Aligned and Unaligned Transfers for 32-Bit Regions 79 80960HA/HD/HT Datasheet79 Figure 55. A Summary of Aligned and Unaligned Transfers for 32-Bit Regions (Continued) 80 80960HA/HD/HT 80 Datasheet Figure 56. A Summary of Aligned and Unaligned Transfers for 16-Bit Bus 81 80960HA/HD/HT Datasheet81 Figure 57. A Summary of Aligned and Unaligned Transfers for 8-Bit Bus 82 80960HA/HD/HT 82 Datasheet Figure 58. Idle Bus Operation 83 80960HA/HD/HT Datasheet83 Figure 59. Bus States 80960HA/HD/HT 84 Datasheet 84 5.1 80960Hx Boundary Scan ChainTable 26. 80960Hx Boundary Scan Chain (Sheet 1 of 4) 85 80960HA/HD/HT Datasheet85 Table 26. 80960Hx Boundary Scan Chain (Sheet 2 of 4) 86 80960HA/HD/HT 86 Datasheet Table 26. 80960Hx Boundary Scan Chain (Sheet 3 of 4) 87 80960HA/HD/HT Datasheet87 Table 26. 80960Hx Boundary Scan Chain (Sheet 4 of 4) 88 5.2 Boundary Scan Description Language Example
Also you can find more Intel manuals or manuals for other Computer Equipment.