80960HA/HD/HT

Table 7. 80960Hx Processor Family Pin Descriptions (Sheet 3 of 4)

 

Name

Type

 

 

 

 

 

 

Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HOLD REQUEST signals that an external agent requests access to the

 

 

 

 

 

 

 

 

processor’s address, data, and control buses. When HOLD is asserted, the

 

 

 

 

 

 

 

I

processor:

 

 

 

 

HOLD

Completes the current bus request.

 

 

 

 

S(L)

 

 

 

 

 

 

 

 

 

 

Asserts HOLDA and floats the address, data, and control buses.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

When HOLD is deasserted, the HOLDA pin is deasserted and the processor

 

 

 

 

 

 

 

 

reassumes control of the address, data, and control pins.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

O

HOLD ACKNOWLEDGE indicates to an external master that the processor has

 

HOLDA

H(1)

relinquished control of the bus. The processor grants HOLD requests and enters

 

the HOLDA state while the RESET pin is asserted.

 

 

 

 

B(0)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R(Q)

HOLDA is never granted while

LOCK

is asserted.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BUS BACKOFF forces the processor to immediately relinquish control of the bus

 

 

 

 

 

 

 

 

on the next clock cycle. When READY/BTERM is enabled and:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I

When

BOFF

is asserted, the address, data, and control buses are floated on the

 

BOFF

next clock cycle and the current access is aborted.

 

 

 

 

S(L)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

When BOFF is deasserted, the processor resumes by regenerating the aborted

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

bus access.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

See Figure 16 on page 48 for

BOFF

timing requirements.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

O

BUS REQUEST indicates that a bus request is pending in the bus controller.

 

BREQ

H(Q)

BREQ does not indicate whether or not the processor is stalled. See BSTALL for

 

B(Q)

processor stall status. BREQ may be used with BSTALL to indicate to an external

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R(0)

bus arbiter the processor’s bus ownership requirements.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

O

BUS STALL indicates that the processor has stalled pending the result of a

BSTALL

H(Q)

request in the bus controller. When BSTALL is asserted, the processor must

B(Q)

regain bus ownership to continue processing (i.e., it may no longer execute

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R(0)

strictly out of on-chip cache memory).

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CYCLE TYPE indicates the type of bus cycle currently being started or processor

 

 

 

 

 

 

 

 

state. CT3:0 encoding follows:

 

 

 

 

 

 

 

 

 

 

 

Cycle Type

ADSCT3:0

 

 

 

 

 

 

 

O

Program-initiated access using 8-bit bus

00000

 

 

 

 

 

 

 

 

 

Program-initiated access using 16-bit bus

00001

 

 

 

 

 

 

 

 

 

H(Z)

 

 

 

CT3:0

Program-initiated access using 32-bit bus

00010

 

 

 

 

 

 

 

 

 

B(Z)

Event-initiated access using 8-bit bus

00100

 

 

 

 

 

 

 

 

 

R(Z)

Event-initiated access using 16-bit bus

00101

 

 

 

 

 

 

 

 

 

 

Event-initiated access using 32-bit bus

00110

 

 

 

 

 

 

 

 

 

 

Reserved

00X11

 

 

 

 

 

 

 

 

Reserved for future products

01XXX

 

 

 

 

 

 

 

 

Reserved

1XXXX

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EXTERNAL INTERRUPT pins are used to request interrupt service. These pins

 

 

 

 

 

 

 

 

may be configured in three modes:

 

 

 

 

 

 

 

 

 

 

 

Dedicated Mode: Each pin is assigned a dedicated interrupt level. Dedicated

 

 

 

 

 

 

 

I

inputs may be programmed to be level (low or high) or edge (rising or falling)

 

 

 

 

 

 

 

sensitive.

 

 

 

XINT7:0

A(E)

 

 

 

Expanded Mode: All eight pins act as a vectored interrupt source. The interrupt

 

 

 

 

 

 

 

A(L)

 

 

 

 

 

 

 

pins are level sensitive in this mode.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

pins

 

 

 

 

 

 

 

 

Mixed Mode: The

XINT7:5

pins act as dedicated sources and the

XINT4:0

 

 

 

 

 

 

 

 

act as the five most significant bits of a vectored source. The least significant bits

 

 

 

 

 

 

 

 

of the vectored source are set to “010” internally.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I

NON-MASKABLE INTERRUPT causes a non-maskable interrupt event to occur.

 

 

NMI

 

 

A(E)

NMI is the highest priority interrupt source. NMI is falling edge triggered.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

18

Datasheet

Page 17 Page 19
Page 18
Image 18
Intel 80960HD, 80960HT, 80960HA manual Hx Processor Family Pin Descriptions Sheet 3, Hold
Page 17 Page 19

80960HT, 80960HA, 80960HD specifications

The Intel 80960 family of microprocessors, introduced in the late 1980s, marked a significant evolution in the landscape of embedded systems and high-performance computing. The series included notable members such as the 80960HD, 80960HA, and 80960HT, each offering distinct features, technologies, and characteristics tailored for specific applications.

The Intel 80960HD was primarily designed for high-performance applications, such as real-time processing and advanced embedded control systems. With a robust architecture, the 80960HD featured a 32-bit data bus and a 32-bit address bus, enabling it to access a larger memory space and providing superior performance for computational tasks. It included a sophisticated instruction set that facilitated efficient execution, particularly for computationally intensive tasks. The internal architecture also supported pipelining, allowing multiple instructions to be processed simultaneously, thus enhancing throughput.

The 80960HA variant was tailored for high-availability applications, making it ideal for embedded systems where reliability is paramount. This model incorporated features that emphasized fault tolerance and stability, ensuring that systems relying on it could maintain operational integrity even in the event of component failures. The 80960HA showcased enhanced error detection and correction capabilities, which contributed to its reputation as a dependable choice for mission-critical applications.

On the other hand, the 80960HT was designed to meet the needs of high-performance telecommunications and networking applications. Recognized for its ability to handle multiple tasks concurrently, the 80960HT included advanced features such as built-in support for multitasking and real-time processing. This made it an excellent fit for applications that demanded rapid data handling and processing, such as routers and switches in networking environments. Its architecture allowed for efficient context switching, ensuring that multiple processes could execute seamlessly.

All three variants utilized the same family architecture, enabling easy integration and compatibility across different applications. They also supported various memory management techniques, such as virtual memory and caching, enhancing their performance in diverse operating conditions. With their combination of high processing power, reliability, and flexibility, the Intel 80960 family of microprocessors played a crucial role in advancing embedded computing technologies, paving the way for modern-day processors and systems. The 80960 series remains a noteworthy chapter in the evolution of microprocessor design, reflecting the growing demands of the computing landscape during its time.
Top Page Image Contents