Connector Signal Description | Advantech PCM-3780 manual

I/O Connector Signal Description

Table 3.3: I/O Connector Signal Descriptions

	Signal Name	Reference	Direction	Description

	GND	-	-	DC ground

	+5V	GND	Output	+5 VDC source

	FOUT<0..1>	GND	Output	Frequency output chan-
	FOUT<0..1>	GND	Output	nels
				nels
	C_OUT<0..1>	GND	Output	Counter output channels

	C_CLK<0..1>	GND	Input	Clock external input chan-
	C_CLK<0..1>	GND	Input	nels
				nels
	C_GATE<0..1>	GND	Input	Gate control channels

	PA(/B/C)<0..7>	GND	I/O	Digital I/O channels

PCM-3780 User Manual

22

Image 30

Advantech PCM-3780 manual Connector Signal Description, Reference Direction Description

Contents

Ch Counter/Timer with Ch TTL DIO Module PCM-3780 Copyright Acknowledgements Two Years Product Warranty CE Notification FCC Class a Technical Support and Assistance Packing List Page Contents Appendix Specifications Introduction Features PCM-3780 Counter Mode Counter Modes PCM-3780 Counter Mode Installation Guide Applications Installation Flow Chart Device Drivers Software OverviewDevice Drivers on the companion CD-ROM Register-level Programming Device Drivers Programming Roadmap Programming Tools Troubleshooting Device Drivers Error Programming with Device Drivers Function Library Accessories Wiring CablesWiring Boards Hardware Installation Unpacking Driver Installation Companion CD-ROM Different Options for Driver Setup Hardware Installation Installing the ModulePage Pin Assignments & Jumper Settings Signal Connections Overview Switch and Jumper Settings Interrupt Level IRQ Setting JP1 Base Address Setting SW1 Base Address Setting Connectors Pin Assignment CN3 I/O Port ConnectorCN4 Counter Interface Connector Connector Signal Description Reference Direction Description Using Advantech 32-bit DLL Driver Using Direct I/OPeriod Measurement Frequency Measurement Frequency Measurement Specifications Programmable Counter Digital Input/Output General Page Block Diagram Appendix B Block Diagram Register Structure & Format Appendix C Register Structure & Format I/O Port Address Map Register Format Table C.1 Register Offset Address Table CE CE CM1 to CM0 Output Control Counter 0/1 Mode RegisterCM2 Output Enable Control CM6 to CM3 Count Control CM6 CM14 Gating Polarity Selection CM7 Count Source EdgeCM13 to CM12 Gate Source Selection CM15 Gate Active Edge or Level Counter 0/1 Load Register Counter 0/1 Hold Register C2 to C0 Command Code Counter 0/1 Command RegisterCounter Command Enable Register CE1 to CE0 Counter Command Enable Bit Interrupt Control Register Interrupt Status Register Port A/B/C Interrupt Status Register Interrupt Clear RegisterDirection Control Register O Direction Control Bit Fout Register DV3 to DV0 Fout Divider Divide by 1 to 16 0000 = Divide by FOE Fout Output Enable FS2 to FS0 Fout Source Waveform of Each Mode Appendix D Waveform of Each Mode Counter Mode Descriptions Table D.1 PCM-3780 Counter Mode Table D.2 PCM-3780 Counter Mode Mode a Waveforms Software-Triggered Strobe with No Hardware Gating Mode B Waveforms Software-Triggered Strobe with Level Gating Mode C Waveforms Hardware-Triggered Strobe Mode D Waveforms Rate Generator with No Hardware Gating Mode E Waveforms Rate Generator with Level Gating Mode F Waveforms Non-Retriggerable One-Shot Mode G Waveforms Software-Triggered Delayed Pulse One-Shot Mode H Waveforms Mode I Waveforms Hardware-Triggered Delayed Pulse Strobe Mode J Waveforms Variable Duty Cycle Rate Generator with No Hardware Gating Mode K Waveforms Variable Duty Cycle Rate Generator with Level Gating Mode L Waveforms Hardware-Triggered Delayed Pulse One-Shot Mode O Waveforms Hardware-Triggered Strobe with Edge Disarm Mode R Waveforms Non-Retriggerbale One-Shot with Edge Disarm Mode U Waveforms Hardware-Triggered Delayed Pulse Strobe with Edge Disarm Mode X Waveforms Hardware-Triggered Delayed Pulse One-Shot with Edge Disarm