Programmable Counter, Digital Input/Output | Advantech PCM-3780

Appendix A Specifications

A.1 Programmable Counter

	Channels	2

	Resolution	16-bit

	Compatibility	TTL level

	Max. Input	20 MHz
	Frequency

	Clock Input	Low	0.8	V max.

		High	2.0	V min.
		High	2.0	V min.

	Gate Input	Low	0.8	V max.

		High	2.0	V min.
		High	2.0	V min.

	Counter Output	Low	0.4	V max.@ +8.0mA (sink)

		High	2.4	V min.@ -0.4mA(source)
		High	2.4	V min.@ -0.4mA(source)

A.2 Digital Input/Output

	Channels	24 (8255Mode 0)

	Input Voltage	Low	0.4V max.

		High	2.4 V min.
		High	2.4 V min.

	Input Load	Low	0.4 V max.@ -0.2mA

		High	2.7 V min.@20µA
		High	2.7 V min.@20µA

	Output Voltage	Low	0.5 V max.@+24 mA

		High	2.4 V min.@-15 mA
		High	2.4 V min.@-15 mA

PCM-3780 User Manual

26

Image 34

Advantech PCM-3780 manual Programmable Counter, Digital Input/Output

Contents

Ch Counter/Timer with Ch TTL DIO Module PCM-3780 Copyright Acknowledgements Two Years Product Warranty CE Notification FCC Class a Technical Support and Assistance Packing List Page Contents Appendix Specifications Introduction Features PCM-3780 Counter Mode Counter Modes PCM-3780 Counter Mode Installation Guide Applications Installation Flow Chart Device Drivers Software OverviewDevice Drivers on the companion CD-ROM Register-level Programming Device Drivers Programming Roadmap Programming Tools Troubleshooting Device Drivers Error Programming with Device Drivers Function Library Wiring Cables AccessoriesWiring Boards Hardware Installation Unpacking Driver Installation Companion CD-ROM Different Options for Driver Setup Hardware Installation Installing the ModulePage Pin Assignments & Jumper Settings Signal Connections Overview Switch and Jumper Settings Interrupt Level IRQ Setting JP1 Base Address Setting SW1 Base Address Setting CN3 I/O Port Connector Connectors Pin AssignmentCN4 Counter Interface Connector Connector Signal Description Reference Direction Description Using Direct I/O Using Advantech 32-bit DLL DriverPeriod Measurement Frequency Measurement Frequency Measurement Specifications Programmable Counter Digital Input/Output General Page Block Diagram Appendix B Block Diagram Register Structure & Format Appendix C Register Structure & Format I/O Port Address Map Register Format Table C.1 Register Offset Address Table CE CE CM1 to CM0 Output Control Counter 0/1 Mode RegisterCM2 Output Enable Control CM6 to CM3 Count Control CM6 CM14 Gating Polarity Selection CM7 Count Source EdgeCM13 to CM12 Gate Source Selection CM15 Gate Active Edge or Level Counter 0/1 Load Register Counter 0/1 Hold Register C2 to C0 Command Code Counter 0/1 Command RegisterCounter Command Enable Register CE1 to CE0 Counter Command Enable Bit Interrupt Control Register Interrupt Status Register Port A/B/C Interrupt Status Register Interrupt Clear RegisterDirection Control Register O Direction Control Bit Fout Register DV3 to DV0 Fout Divider Divide by 1 to 16 0000 = Divide by FOE Fout Output Enable FS2 to FS0 Fout Source Waveform of Each Mode Appendix D Waveform of Each Mode Counter Mode Descriptions Table D.1 PCM-3780 Counter Mode Table D.2 PCM-3780 Counter Mode Mode a Waveforms Software-Triggered Strobe with No Hardware Gating Mode B Waveforms Software-Triggered Strobe with Level Gating Mode C Waveforms Hardware-Triggered Strobe Mode D Waveforms Rate Generator with No Hardware Gating Mode E Waveforms Rate Generator with Level Gating Mode F Waveforms Non-Retriggerable One-Shot Mode G Waveforms Software-Triggered Delayed Pulse One-Shot Mode H Waveforms Mode I Waveforms Hardware-Triggered Delayed Pulse Strobe Mode J Waveforms Variable Duty Cycle Rate Generator with No Hardware Gating Mode K Waveforms Variable Duty Cycle Rate Generator with Level Gating Mode L Waveforms Hardware-Triggered Delayed Pulse One-Shot Mode O Waveforms Hardware-Triggered Strobe with Edge Disarm Mode R Waveforms Non-Retriggerbale One-Shot with Edge Disarm Mode U Waveforms Hardware-Triggered Delayed Pulse Strobe with Edge Disarm Mode X Waveforms Hardware-Triggered Delayed Pulse One-Shot with Edge Disarm