HSC-ADC-EVALC

TABLE OF CONTENTS

Features

1

Theory of Operation

8

Equipment Needed

1

Configuration

8

Product Highlights

1

Input Circuitry

8

Functional Block Diagram

1

Data Capture

8

Revision History

2

Code Description

8

Product Description

3

FPGA Configuration and Customization

8

Evaluation Board Description

3

Evaluation Board Schematics and Artwork

9

Evaluation Board Hardware

4

HSC-ADC-EVALC Schematics

9

HSC-ADC-EVALC ADC Capture Board Easy Start

4

PCB Layout

23

Power Supplies

4

I/O Connector—J1, J2, and J3 Pin Mapping

24

Connection and Setup

4

Ordering Information

28

Jumpers

5

Bill of Materials (RoHS Compliant)

28

HSC-ADC-EVALC ADC Capture Board Features

6

Ordering Guide

30

HSC-ADC-EVALC Supported ADC Evaluation Boards

7

ESD Caution

30

REVISION HISTORY

4/07—Revision 0: Initial Version

Rev. 0 Page 2 of 32

Page 2
Image 2
Analog Devices warranty HSC-ADC-EVALC Table of Contents