Manuals / Analog Devices / TV and Video / TV Converter Box

Analog Devices HSC-ADC-EVALC Evaluation Board Schematics and Artwork, HSC-ADC-EVALC Schematics

Models: HSC-ADC-EVALC

1 32

Download 32 pages 49.14 Kb

Page 9

HSC-ADC-EVALC

EVALUATION BOARD SCHEMATICS AND ARTWORK

HSC-ADC-EVALC SCHEMATICS

TYCO AND DSP EZ–KIT CONNECTOR TO FPGA

XC4VFX20-10FFG672C

XC4VFX20-10FFG672C

	R50	XC4VFX20-10FFG672C
	R50	XC4VFX20-10FFG672C
	51.1Ω	XC4VFX20-10FFG672C
	51.1Ω
		R38
		100Ω
		R39
		100Ω

Figure 5.

06676-005

Rev. 0 Page 9 of 32

Image 9

Analog Devices warranty HSC-ADC-EVALC Evaluation Board Schematics and Artwork, HSC-ADC-EVALC Schematics

Contents

Functional Block Diagram FeaturesEquipment Needed Product HighlightsHSC-ADC-EVALC Table of Contents HSC-ADC-EVALC Product DescriptionEvaluation Board Description Power Supplies Connection and SetupHSC-ADC-EVALC ADC Capture Board Easy Start U4 DIP Switch Setting JumpersJumper Number Description HSC-ADC-EVALC Components Top View HSC-ADC-EVALC ADC Capture Board FeaturesHSC-ADC-EVALC Components Bottom View HSC-ADC-EVALC Supported ADC Evaluation BoardsHSC-ADC-EVALC Theory of Operation HSC-ADC-EVALC Schematics HSC-ADC-EVALC Evaluation Board Schematics and ArtworkSram Address and Control Fpga to Sram Data AD19 to be Used with Higher Density Sram Devices Sram and Fpga Power Sram a Bypass CAP Unused Rocket I/0 Connections Rocket I/0 Connections USB Connections Rev Page 18 EZ-KIT Expansion Interface for DSPs Tyco HM Configuration Eeprom Power and Voltage Regulators Top Silkscreen PCB LayoutHSC-ADC-EVALC J1 HS-SERIAL/SPI/AUX Schematic Net Name Fpga Pin Connector J2HSC-ADC-EVALC J3 I/O Connections to Fpga U1 Connector J3Qty HSC-ADC-EVALC Ordering InformationManufacturer Part NumberR16 Qty Reference Designator DescriptionModel Description Ordering Guide ESD CautionRev Page 31 Rev Page 32